




Route :

- HT_STOP : - 5mil width/5 mil space BGA breakout.
5mil width/10 mil to CPU and other.
- PCI Express differential signal groups :
5 mil length matching each pair.
Maximum mismatch between pairs is 3000 mil.
Maximum length of any pairs is 12000 mil.
All trace should be referenced to Ground.
Maximum 4 vias pre TX trace. no more 2 vias pre RX trace.
- SP_TERM/SP_TERMN :
Place resistor within 500 mil of MCP55.
- IDE interface :
60 ohm interface, routed 5 mil trace with 10 mil spacing.
Trace length should be less then 6.5 inches.
P(S)IDEIORJ length within +/- 100 mil of P(S)IDERDY.
- USB : Trace length < 12 inches (less than 8 inches desired).
- SMBus : With termination pull-up resistors at end of the trace.
Strongly discourage the T topology.



FIL1 1 FIL2 1 FIL3 1

| | | | |
|------------------------------------|--------------------------|-------|---------|
| JETWAY INFORMATION CO.,LTD. | | | |
| Title | | | |
| COVER PAGE | | | |
| Size | Document Number | Rev | |
| E | | 1.0 | |
| MCP61JTD3 | | | |
| Date: | Thursday, April 01, 2010 | Sheet | 1 of 24 |

8 HT_UP_H15.0] >> HT_UP_H15.0] VDDLDRUNCPU is connected to the VDD_LDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.

8 HT_UP_L115.0] >> HT_UP_L115.0]


HT_DWN_H115.0] >> HT_DWN_H115.0] 8

HT_DWN_L115.0] >> HT_DWN_L115.0] 8

Processor Power and Ground


Processor HyperTransport Interface

CPU Bottomside Decoupling




MEM_A_ADD[0..15] MEM_A_ADD[0..15] MEM_A_DM[0..7] MEM_A_DM[0..7]


MEM_B_ADD[0..15] MEM_B_ADD[0..15] MEM_B_DM[0..7] MEM_B_DM[0..7]






CLOSEST DIMM TO CPU CHANNEL "A" LOWER 64 BITS DIMM 1





CHANNEL "B" UPPER 64 BITS DIMM 2






| | | | |
|---|--|------------------------------------|--|
|  | | JETWAY INFORMATION CO.,LTD. | |
| Title | | VGA TV-OUT CONNECTOR | |
| Size | | Document Number | |
| E | | MCP61JTD3 | |
| Date | | Rev | |
| Thursday, April 01, 2010 | | 1.0 | |
| Sheet | | 6 of 24 | |







2006/08/03
 Del:R173,R177,R155,R176,R174,R175,R178,R179,R180,R156,R157,R158,U11
 R255








| | |
|--------------------|-------------|
| CLK200MHZ_TERM_GND | |
| MCP61/65 | STUFF 2.37K |
| MCP68 | EMPTY |









| STRAP | | | |
|-----------|-----------|---|----------|
| HDA_SDOUT | LPC_FRAME | | |
| 0 | | 0 | LPC BIOS |
| 0 | | 1 | PCI BIOS |
| 1 | | 0 | SPI BIOS |
| 1 | | 1 | RESERVED |



| MCP61 INTERNAL PULL-UP/DWNS | |
|-------------------------------|----------------------------------|
| PE0_PRSNTX16* PE0_PRSNTX8* | 10K PU TO 3.3V 10K PU TO 3.3V |
| PE1_PRSNT* PE2_PRSNT* | 10K PU TO 3.3V 10K PU TO 3.3V |
| PE1_CLKREQ* | 10K PU TO 3.3V |
| PCI_PME*/GPIO_30 | 8.2K PU TO 3.3V_DUAL |
| LPC_ADD0 | 8.2K PU TO |
| LPC_ADD1 | 8.2K PU TO |
| LPC_ADD2 | 8.2K PU TO |
| LPC_ADD3 | 8.2K PU TO |
| LPC_DR0H/LPC_CS* | 8.2K PU TO |
| LPC_DR0H* | 8.2K PU TO |
| LPC_SERIRQ | 33K PU TO |
| HDA_SDATA_IN/GPIO_23/MGPIO_0 | 10K PD TO |
| HDA_SDATA_IN/GPIO_22 | 10K PD TO |
| JTAG_TMS | 10K PU TO |
| JTAG_TRST* | 33K PD TO |
| JTAG_TDI | 33K PU TO |
| A20GATE | 10K PU TO |
| PE_WAKE* | 33K PU TO 3.3V_DUAL |
| EXT_SMI*/GPIO32 | 10K PU TO 3.3V_DUAL |
| THERM*/GPIO_59 | 10K PU TO |
| KBDRSTIN*/GPIO_58 | 33K PU TO |
| RI*/GPIO_33 | 33K PU TO 3.3V_DUAL |
| SIO_PME*/GPIO_31/MGPIO_2 | 10K PU TO 3.3V_DUAL |
| PWRBTN* | 10K PU TO 3.3V_DUAL |
| RSTBTN* | 10K PU TO 3.3V_DUAL |



9 PE0_PRSNTX16- <<< PE0_PRSNTX16-

9 PE0_OUT[7..0] >>> PE0_OUT[7..0]




9 PE0_OUT[47..0] >>> PE0_OUT[47..0]

9 PE0_OUT[15..8] >>> PE0_OUT[15..8]

9 PE0_OUT[15..8] >>> PE0_OUT[15..8]

PCIEX16V-F
PCL_EXP_X16

PLACE CAPS NEAR PEX CONNECTORS



JETWAY INFORMATION CO.,LTD.

Title: **PCI-E by 16 & by 1 Slots**

Size: **MCP61JTD3**



Document Number: **MCP61JTD3**

Rev: **1.0**







Date: Thursday, April 01, 2010



Sheet: 15 of 24




NC=330 for 8102EL
 NC=330 for 8111DL
 090303 RTL8102EL -> 8103EL



RSET value should be 2.49K (1%) for
 RTL8102EL and RTL8111DL application
 & USE GND GUARD











POWER CONN DECOUPLING

ATX CONN. NEED BYPASS CAP.






- Del CPU_NB POWER!J
- 1.Pin5 short to pin6
 - 2.Pin7 NC
 - 3.Pin8 NC
 - 4.Pin13 2K to GND
 5. The other pars NC

CSP1與CPUCORE走線
請由CHOKE兩端
一起拉回到PWM

CSP2與CPUCORE走線
請由CHOKE兩端
一起拉回到PWM



| | | | |
|-----------------------------|--------------------------|---------|----------|
| JETWAY INFORMATION CO.,LTD. | | | |
| Title CPU POWER | | | |
| Size | Document Number | Rev 1.0 | |
| Author | MCP61JTD3 | | Rev |
| Date | Thursday, April 01, 2010 | Sheet | 29 of 24 |