

# AGP V3.0 Interface Specification

Revision: 1.0

Original Date: September 2002



This Page is intentionally left blank.

# **Revision History**

Revision #	Date	Description		
V0.9	Nov. 2000	First public release of the draft specification		
V0.91	Dec. 2000	Several corrections made after initial review. Major items listed below:  • FW made optional for both target and master — Sections: 2.7.4, 2.7.5, 5.8.4, 5.8.5  • SBA requests may start on any SB_STBx edge — Section: 2.1.2  • Clarification on "sticky" Type requests on SBA — Section: 2.3.2c  • Tval changed to 5.5ns — Tables: 21 & 29  • Outbound DAC transaction support from core-logic made optional. — Sections: 2.7.4, 5.8.4  • Several editorial corrections made throughout specification		
V0.91R	Apr. 2001	Table 7 corrected to make AGP Fast Writes optional for Core Logic		
V0.95	May 2001	<ul> <li>Major changes include:</li> <li>Calibration Cycle transaction protocol changed.</li> <li>DBI made mandatory for AGP Transmitter</li> <li>DBI pin assignment on AGP connector changed</li> <li>CAP ID changes for AGP Target</li> <li>Updates to AC and DC timing specifications</li> <li>64b AGP8X section removed from Appendix A</li> <li>Several minor inaccuracies corrected throughout document</li> <li>Editorial corrections throughout document.</li> <li>4X speed operation in AGP3.0 signaling mode added</li> <li>AGP3.0 introduced as the new name for the AGP8</li> </ul>		
V1.0	August 2002	Interface Specification  Major Changes include:  SBA Clarification on Figure 5, ECN #3-01  AGP3.0 timing specs for 4x speed, ECN #3-04  Isochronous Rules, ECN #3-09  PISOCH_Y and PISOCH_N, ECN #3-14  Minimum Slew Rate Spec, ECN #3-17  Apbase Clarification, ECN #3-18  GART Width Clarification, ECN #3-20  3.3V Support, ECN #3-21  3.3V Standby Current Requirements, ECN #3-24  Vddq Voltage Dependence, ECN #3-25  Interconnect Layout Clarifications, ECN #3-26  Overshoot and Ringback, ECN #3-27  Local Vref Generation, ECN #3-28  Calibration and Strobe Glitch, ECN #3-34		

This specification is provided "AS IS" with no warranties whatsoever including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted or intended hereby.

Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.

This specification is subject to change without notice.

\*Other brands and names may be claimed as the property of others.

Copyright © 1999 - 2002 Intel Corporation. All Rights Reserved.

# **Table of Contents**

1	INTRO	ODUCTION AND OVERVIEW	11
1.	1 Or	ganization of This Document	11
1.	2 Re	eference Documents	12
1.		eed for AGP3.0	
1.	4 Ev	olutionary Aspects of AGP3.0	12
1.	5 Cla	assification of Changes	13
	1.5.1	Changes to AGP	14
2	DESC	CRIPTION OF NEW FEATURES	16
2.		gnal Interface Differences	
۷.	2.1.1	New and Redefined Signals	
	2.1.2	Clocking Changes	
	2.1.3	AGP3.0 Signaling Scheme.	
	2.1.4	Calibration Cycle	
	2.1.5	Dynamic Bus Inversion	
2		immary of Interfaces	
	2.2.1	IDSEL Usage for Configuration	
2		ansaction and Protocol Changes	
	2.3.1	AGP Transaction Requests	
	2.3.2	Removal of Transaction Types	
	2.3.3	Flow Control	
	2.3.4	Ordering Rule Changes	
2.		atform Architecture Differences	
	2.4.1	Hardware Enforced Cache Coherency	
	2.4.2	AGP3.0/AGP2.0 Compatibility	
	2.4.3	Peer-to-Peer Access	
2.	5 AC	SP3.0 Programming	43
2.		egister Table Format	
2.	7 Re	equired Master and Target Registers	45
	2.7.1	PCISTS: PCI STATUS REGISTER	
	2.7.2	CAPPTR: CAPABILITIES POINTER	45
	2.7.3	NCAPID: AGP IDENTIFIER REGISTER	46
	2.7.4	AGPSTAT: AGP STATUS REGISTER	47
	2.7.5	AGP_CMD: AGP COMMAND REGISTER	48
2.	8 AG	SP3.0 Connector Pin-outs	50
3	AGP3	3.0 PHYSICAL LAYER SPECIFICATION	51
3.	1 0	verview	51
Ο.	3.1.1	Introduction	
	3.1.2	AGP3.0 Signal Definitions	
3.		ansfer Mode Operations	
Ο.	3.2.1	AGP3.0 Common Clock Transfer Mode Operation	
	3.2.2	Source Synchronous Transfer Mode Operation	
	3.2.3	Sideband Strobe Synchronization	
3		ming Definitions	
J.	3.3.1	Common Clock Operations	
	3.3.2	Source Synchronous Operation	
3.		erface Signaling	
٠.			

## **AGP3.0 Interface Specification**

		Rev. 1.
3.4.1	AGP3.0 Signaling Details	
3.4.2	Signaling Details for Non-AGP3.0 Signals	
•	stem Topologies and Specifications	
3.5.1	Universal AGP3.0 Topologies	
3.5.2	Other Topologies	
3.5.3	System Level Definitions	
3.5.4	Motherboard Level Specification	
3.5.5	Add-in Card Specifications	
3.5.6	Motherboard / Add-in Card Interoperability	
3.5.7	Reset Requirements for AGP3.0 Universal systems	74
	omponent Level Electrical Specifications	
3.6.1	DC Specs	77
3.6.2	AC Measurement and Test Conditions	
3.6.3	AC Timings	
3.6.4	Signal Integrity Requirement for AGP3.0	
3.6.5	Maximum AC Ratings and Device Protection	
3.6.6	Driver and Receiver Characteristics	
	ckage Considerations	
3.7.1	Bump-out/Leadframe Requirements	
3.7.2	Pin-out/Ball-out Requirements	
	ower Delivery and Distribution	
3.8.1	Power Supply Delivery	94
4 APPE	NDIX A: WORKSTATION ENHANCEMENTS	96
4.4	sebranaua Mada Oparatian	00
4.1 lso 4.1.1	ochronous Mode Operation4x Speed and Isochronous Support	
4.1.1	Contract Parameters	
4.1.2	Transaction Ordering	
4.1.4	Guaranteed Global Visibility	
4.1.5	Coherent Isochronous Requests	
4.1.6	Isochronous Request/Status Encoding	
4.1.7	Identifying Isochronous Data	
4.1.8	Flow Control	
4.1.9	Isochronous Bridges	
4.1.10	Setting T, L, Y, N for AGP3.0 Core-logic and AGP3.0 Devices	
4.1.11	Time Keeping	
	ow Control Change	
4.2.1	Isochronous Transactions and Buffer-Full Flow Control	
4.2.2	AGP3.0 Fast Write Flow Control	
4.3 Sy	nchronization Models	
4.3.1	Global Visibility	
4.3.2	Request Completion	
4.3.3	Write Completion	
4.3.4	Synchronization Case 1: Processor Data to AGP	110
4.3.5	Synchronization Scheme: Case 2 AGP Data to Processor	111
4.4 Fa	n-Out Bridge	
5 APPE	NDIX B: WORKSTATION PROGRAMMING MODEL	113
5.1 Sv	stem Components	112
	ort and Device Definitions	
5.2.1	AGP Master Device Memory Reference	
5.2.2	AGP3.0 Port Requirements	
5.2.3	Multiple AGP3.0 Ports	
	PP Granhics Anerture	116 116

## **AGP3.0 Interface Specification**

	Rev. 1.0
5.3.1 AGP Aperture Page Size	117
5.3.2 AGP Graphics Aperture Requirements	117
5.3.3 GART Overview	118
5.3.4 GART Requirements	118
5.3.5 Requirements for Modifying GART Entries	120
5.4 Coherency Requirements	121
5.4.1 Coherency of Host Processor Accesses	122
5.5 System Software Initialization	122
5.6 AGP Registers	
5.6.1 Register Set Support Requirements	124
5.7 Register Table Format	125
5.8 Required Master and Target Registers	
5.8.1 PCISTS: PCI STATUS REGISTER	
5.8.2 CAPPTR: CAPABILITIES POINTER	
5.8.3 NCAPID: AGP IDENTIFIER REGISTER	127
5.8.4 AGPSTAT: AGP STATUS REGISTER	
5.8.5 AGPCMD: AGP COMMAND REGISTER	
5.8.6 NISTAT: AGP ISOCHRONOUS STATUS REGISTER	133
5.8.7 NICMD: AGP ISOCHRONOUS COMMAND REGISTER	135
5.9 Required Target Registers	
5.9.1 APBASELO: AGP APERTURE BASE LOW ADDRESS REGISTER	
5.9.2 APBASEHI: AGP APERTURE BASE ADDRESS HIGH REGISTER	
5.9.3 AGPCTRL: AGP CONTROL REGISTER	139
5.9.4 APSIZE: AGP APERTURE SIZE	
5.9.5 NEPG: AGP ENABLED APERTURE PAGE SIZE	
5.9.6 GARTLO: AGP GART POINTER	
5.9.7 GARTHI: AGP GART POINTER HIGH	142
6 APPENDIX C: GLOSSARY OF TERMS	143

# **List of Figures**

Figure 2-1: 8X SBA Addressing Snowing Three Consecutive SBA Requests	
Figure 2-2: 8X Data Transfers on AD Interface	19
Figure 2-3: Minimum TRDY and AD_STB Timing Relationship	21
Figure 2-4: AGP3.0 Calibration Cycle	
Figure 2-5: SB_STB Stopping and Starting Sequence	
Figure 2-6: SBA Calibration When SBA Strobes are Stopped	
Figure 2-7: Usage of DBI on Source Synchronous Transfers	
Figure 2-8: Fast-Write Showing Wait State Insertion	
Figure 2-9: Use of RBF in Read Transaction Control	
Figure 2-10: AGP3.0 Configuration Register Space	43
Figure 3-1: AGP3.0 Logical Diagram	
Figure 3-2: Common Clock Transfer Timings	
Figure 3-3: Source Synchronous Mode Time Domain	
Figure 3-4: Transmit Strobe/Data Timing for 8X Source Synchronous Timing	
Figure 3-5: Receive Strobe/Data Timings for 8X Source Synchronous Timing	
Figure 3-6: Minimum and Maximum Inner to Outer Loop Receive Timings	
Figure 3-7: Composite Receive Timing for 8X	
Figure 3-8: AGP3.0 Voltage Swing	
Figure 3-9: Determination of Device RON Values	
Figure 3-10: Driving the Interface High	
Figure 3-11: A Quiescent Interface or Being Driven Low	
Figure 3-12: Spacing to Height Definitions for Stripline and Microstrip Implementations	
Figure 3-13: Clock Skew Diagram	
Figure 3-14: AGP3.0 Standard Buffer Test Load	
Figure 3-15: . Input Timing Measurement	
Figure 3-16: General Signal Integrity Waveform	83
Figure 3-17: Signal Integrity Requirements	84
Figure 3-18: Strobe Ringback Examples	
Figure 3-19: Address/Data Ringback Examples	85
Figure 3-20: Open-circuit Voltage	87
Figure 3-21: V/I Curve for AGP3.0 Receiver Termination Device	89
Figure 3-22: V/I Curve for AGP3.0 Transmitter Pull-up	
Figure 4-1: Isochronous Latency Determines Transfer Occurances	
Figure 4-2: N, Y, and L Values Determine Platform Isochronous Class-level Service	99
Figure 4-3: AGP3.0 Fanout Bridge Connections	105
Figure 4-4: Potential Fan-Out Bridge Delays of Isochronous Periods for AGP3.0 Devices	107
Figure 4-5: Fan-out Bridge Scheme Example	112
Figure 5-1: AGP3.0 Generalized Logical System Overview	
Figure 5-2: AGP Graphics Aperture Model	116
Figure 5-3: Location of AGP3.0 Capabilities	123
Figure 5-4: AGP3.0 Configuration Register Space	124

# **List of Tables**

Table 1: AGP Specification Releases	
Table 2: V2.0- Compatibility	13
Table 3: Changes to AGP2.0 in Core Specs	14
Table 4: Changes to AGP2.0 in Appendices A and B	15
Table 5: Signal List	
Table 6: AĞP3.0 New Signals	
Table 7: Signal Calibrations	
Table 8: DBI Implementation Requirements	28
Table 9: Summary of Interfaces Based on Function and Agent	
Table 10: Summary of PCI Signals Based on Function and Agent	
Table 11: Summary of AGP3.0 Signals Based on Function and Agent	
Table 12: AGP3.0/AGP2.0 Bus Requests	
Table 13: Status Codes	
Table 14: Buffer Size Requirements Based on RBF Flow Control	
Table 15: Motherboard Options	
Table 16: Graphics Card Options	
Table 17: Selecting Platform Mode of Operation	40 A1
Table 17: Selecting Hattorn Mode of Operation	<del>7</del> 1
Table 19: Setting Speed of Operation	
Table 19. Setting Speed of Operation	
Table 21: Register Description	
Table 22: Sub-field Values	
Table 23: PCI Register	
Table 24: CAPPTR Capabilities	
Table 25: Major/Minor Revisions	
Table 26: Major and Minor Revision ID Selection	
Table 27: AGP Register	
Table 28: Command Register	
Table 29: AGP3.0 Motherboard Connector Pinout	
Table 30: AGP3.0 Signals and Associated Clock Domains	
Table 31: Common Clock Timing Budget	
Table 32: Source Synchronous Skew Timing Budget	62
Table 33 Motherboard Interconnect Requirements 1	
Table 34: Add-in Card Interconnect Requirements <sup>1</sup>	
Table 35: Motherboard / Add-in Card Interoperability	73
Table 36: AGP Target Signal State During and After RESET	75
Table 37: AGP Master Signal State During and After RESET	76
Table 38: DC Specifications for AGP3.0 Source Synchronous Signaling	77
Table 39: Measurement and Test Condition Parameters	79
Table 40: AGP3.0 AC Timing Parameters, 66 MHz Common Clock	80
Table 41: AGP3.0 AC Source-Synchronous Timing Parameters	81
Table 42: Input/Output Signal Integrity Requirements	86
Table 43: Parameters for Maximum AC AGP3.0 Signaling Waveforms	87
Table 44: Equations for Current Limits on Pull-down Driver and Terminator	
Table 45: Specifications for AGP3.0 Driver and Terminator	
Table 46: Part-to-part and Intra-group Variations	
Table 47: Add-in Card Power Supply Limits	
Table 48: Transaction Size Vs Payload Size	
Table 49: Minimum Isochronous Bandwidth	

## **AGP3.0 Interface Specification**

	Rev. 1.0
Table 50: AGP3.0 Interconnect Requests	102
Table 51: Isochronous Status ID Codes	104
Table 52: The Synchronization Sequence of Data from Processor to AGP	110
Table 53: The Synchronization Sequence of Data from AGP to the Processor	111
Table 54: PCI Peer-to-Peer Access	115
Table 55: Bit Positions	
Table 56: Coherency Table	121
Table 57: Host translation effect on Core-Logic behavior	122
Table 58: Major/Minor Revisions	125
Table 59: Register Table	125
Table 60: Sub-field Table	125
Table 61: Status Register	126
Table 62: Capabilities Table	126
Table 63: Identifier Table	127
Table 64: Status Register	128
Table 65: Command Register	130
Table 66: Status Register	
Table 67: Command Register	135
Table 68: Aperture Base Low Address Register	137
Table 69: Base Address	138
Table 70: Control Register	139
Table 71: Aperture	140
Table 72: Enabled Page	141
Table 73: GART Pointer	142
Table 74: AGP Gart Pointer	142

# 1 Introduction and Overview

The AGP V3.0 Interface Specification (or AGP3.0) describes enhancements to the Accelerated Graphics Port (AGP) Interface. AGP3.0 offers a significant increase in performance along with feature enhancements to AGP2.0. This interface represents the natural evolution from the existing AGP to meet the ever-increasing demands placed on the graphic interfaces within the workstation and desktop environments.

While AGP3.0 clearly represents an evolutionary step in the AGP roadmap, it is not a superset of all previous interface versions. Certain AGP2.0 features are no longer supported by AGP3.0. Table 1 shows the evolution of the interface in terms of major specification releases.

	AGP1.0	AGP2.0	AGP3.0
Signaling	3.3V signaling	1.5V Signaling	New 0.8V Signaling
Protocol	Pipelined transactions + Source synchronous clocking	AGP1.0 + Fast Writes	AGP2.0 + Some enhancements – some deletions (See Sec 1.5.1)
Speeds	2X, 1X	4X, 2X, 1X	8X, 4X
Connector	3.3V keyed	1.5V keyed, Universal	1.5V keyed, Universal

**Table 1: AGP Specification Releases** 

Throughout this document, the terms AGP1X, AGP2X, AGP4X, and AGP8X refer to the speed of data transfers on the AGP Interface while AGP1.0, AGP2.0, and AGP3.0 refer to specific releases of the AGP Interface specifications.

# 1.1 Organization of This Document

This document is to be used in conjunction with the AGP2.0 Interface Specification. Therefore, the focus will be on changes and additions made to that specification. The organization is as follows:

- 1. **Chapter 1:** Provides an introduction to the changes and enhancements made to the existing AGP interface specification.
- 2. **Chapter 2:** Describes changes and enhancements that apply to both desktop and workstation class platforms. Topics covering all changes include protocol and transactions, signal interface, platform dependencies, and programming.
- 3. **Chapter 3:** Provides the electrical and physical design specifications.

These three chapters complete the main body of the specification and are also referred to as the **core specification**. Several appendices describe additional changes and/or enhancements that generally target Workstation platforms. These are described as follows:

- 1. **Appendix A:** Describes optional features such as isochronous streaming protocol, further enhancements to flow control, etc.
- 2. **Appendix B:** Includes the optional programming enhancements that would be needed to support the features discussed in **Appendix A: Workstation Enhancements.**

Finally, **Appendix C** contains a glossary of terms used throughout this document.

## 1.2 Reference Documents

The following documents should be used as supporting reference material:

- 1. Accelerated Graphics Port Interface Specification, V2.0
- 2. AGP System Design Guide, V1.5
- 3. PCI Local Bus Specification, V2.2

#### 1.3 Need for AGP3.0

In the past, AGP bandwidth has been scaled up at regular intervals. AGP1X and 2X were introduced simultaneously, and AGP2.0 was introduced two years later. Now, AGP3.0 is recognized as the natural progression beyond AGP2.0. It is expected to satisfy the bandwidth demands on the graphics interface for at least two generations.

The need to increase bandwidth beyond AGP2.0 is based on the following trends:

- Workload content and real-time performance expectations are continuing to scale at a significant rate every year. These are measured by the complexity of the scene being visualized and the real-time scene changes and inter-activity that is expected.
- The capabilities of graphics sub-systems to render complex images are scaling at a tremendous rate due to significant architectural and technological improvements.
- The host platform's capabilities to support the graphics subsystem and workload requirements are also continually increasing. These capabilities include processor speeds, system memory capacity and bandwidth, and multiprocessing.

# 1.4 Evolutionary Aspects of AGP3.0

In this document, AGP1X, AGP2X, and AGP2.0 interfaces, as defined in the Accelerated Graphics Port Interface Specification Revision 2.0, will be referred to as "AGP" or "AGP interfaces." AGP3.0 is the next step in the evolution of AGP2.0. This evolutionary interface maintains the same connector and, except for a few additional signals to support the new signaling scheme, the same interface signals as AGP. However, since the electrical signaling and clock rates are significantly different between AGP and AGP3.0, compatibility at the platform level is achieved using a "Universal" motherboard. A Universal motherboard is one that supports both AGP2.0 and AGP3.0 signaling. Chapter 2 describes this concept in greater detail.

#### 

Table 2 lists the AGP features that are unchanged in AGP3.0.

Table 2: V2.0 Compatibility

AGP3.0 Feature	Impact		
Uses the same connector and signal pins as AGP4x with a few additional signals to support the new signaling.	Uses the same AGP 1.5 V and Universal AGP connectors as AGP2.0.		
Common Clock remains at 66 MHz.	Same flow control and PCI speeds. Buffering needs for Source Synchronous transfers double relative to AGP4X.		
Same protocol and flow control as AGP.	Maintains interface level backward compatibility.		
Continued support for PCI master and target transactions.	Allows the use of the existing PCI cores.		
Same power delivery scheme as AGP and AGP Pro.	Uses AGP 1.5 V and AGP Pro 1.5 V connectors as is.		
Same device enumeration and configuration schemes.	Backward compatible with the existing AGP enumeration schemes.		
Routing rules, board impedance requirements etc. compatible with AGP.	Maintains evolutionary approach. Allows a motherboard to support both AGP2.0 and AGP3.0 modes of operation.		

# 1.5 Classification of Changes

Changes to AGP2.0 are classified as follows:

- 1. **Performance Enhancements:** Changes here target improving the performance of the interface.
- 2. **Feature Removals:** Changes here target removing unused features in AGP with the intention of simplifying the interface.
- 3. **Feature Additions or Enhancements:** These target new usage models that were not the focus of AGP. Almost all feature additions or enhancements are specific to workstation platforms and are described in the Appendices.

# 1.5.1 Changes to AGP

The tables that follow describe the changes to AGP2.0. Descriptions of these changes are in the chapters and appendices that follow.

Table 3: Changes to AGP2.0 in Core Specs

Change	Section	Classification	Core-logic Impact	Graphics Card Impact
8X (533MT/s) transfer rate for Data and Side-band Address (SBA)	2.1.2	Performance	Required	Required
Parallel terminated, low voltage signaling	2.1	Performance	Required	Required
Hardware enforced coherency outside GART range for all transactions	2.4.1	Feature change	Required	Optional
"Long" Transaction Types Removed	2.3.2	Feature Removal	Required	Required
No PIPE mode Addresses	2.3.1	Feature Removal	Need not support PIPE	Required
High Priority Transaction Support Removed	2.3.2	Feature Removal	Required	Cannot use HP transactions
Some changes to ordering rules	2.3.4	Performance	Optional	Required
3.3 V AGP signaling.	2.4.2	Feature Removal 1.5V AGP signaling still supported in "Universal Mode"	Need not support 3.3V AGP	Supported in a Universal AGP3.0 implementation
Calibration Cycle	2.1.3	Performance	Required	Required
Core-logic AGP Resources in PCI-to-PCI Bridge	2.5	Feature Enhancement	Optional	No Impact
Dynamic Bus Inversion	2.1.3.b	Performance	Required	Required

Table 4: Changes to AGP2.0 in Appendices A and B

Change	Section	Classification	Core-logic Impact	Graphics Card Impact
Support for Isochronous Transactions.	4.1	Feature Addition	Optional	Optional
Hardware enforced coherency inside GART region selectable on Page basis.	5.4	Feature Enhancement	Optional	Optional
Flow Control Change on Fast Writes.	4.2.2	Feature Enhancement	No Impact	Required
Multiple AGP Ports support.	5.2.3	Feature Enhancement	Optional	No impact
Ability to support multiple- page sizes in GART.	5.3.1	Feature Enhancement	Optional	No impact
Specified set of AGP3.0 configuration registers.	5.6	Feature Enhancement	Low	Low

# 2 Description of New Features

This chapter describes the AGP3.0 features that differ from AGP2.0 and covers the following areas:

- 1. Signal Interface Differences
- 2. Transaction and Protocol Differences
- 3. Platform Dependencies
- 4. Programming Changes

The electrical specification that describes the signaling scheme is in Chapter 3. All other changes that apply to the core specification are included in this chapter. Changes specific to Workstation platforms are covered in Appendices A and B.

# 2.1 Signal Interface Differences

AGP3.0 uses the same signal list (with some additions) and connector level pin assignment as AGP2.0. However, the signaling scheme is different. The new signaling scheme inverts the assertion levels of many signals. For details on the signal functions, refer to **AGP Interface Specification**. The primary motivation for doing this is to ensure that the unasserted logic state for any AGP3.0 signal is at "low voltage" which equates to no DC current flow hence a low power state. Throughout this document, the convention used for signal assertion is as follows:

- A signal name which ends with #has logic '1' = low voltage level (0V for AGP3.0) and logic '0' = high voltage (0.8V for AGP3.0).
- A signal name that does not end with # has logic '1' = high voltage (0.8V on AGP3.0) and logic '0' = low voltage (0V on AGP3.0).

**Table 5: Signal List** 

AGP2.0 Signal	AGP3.0 Signal	Signaling Scheme in AGP3.0	Max Signaling Rate in AGP3.0	Assertion Level in AGP3.0
SBA	SBA#1	AGP3.0 signaling	533MT/s/Source Synch	1=Low; 0=High
SB_STB, SB_STB#	SB_STBF, SB_STBS	AGP3.0 Signaling	266MHz	1=High; 0=Low
AD	AD	AGP3.0 Signaling	533MT/s/Source Synch	1=High; 0=Low
AD_STB[1:0], AD_STB#[1:0]	AD_STBF[1:0], AD_STBS[1:0] DBI_HI, DBI_LO	AGP3.0 Signaling	266 MHz	1=High, 0=Low
C/BE#	C#/BE	AGP3.0 Signaling	533MT/s/Source Synch	C#: 1=Low; 0=High BE: 1=High; 0=Low
ST, PAR	ST, PAR	AGP3.0 Signaling	66MHz/Common Clock	1=High;0=Low
FRAME#, TRDY#, IRDY#, STOP#, GNT#, DEVSEL#, PERR#, SERR#, REQ#, IDSEL, RBF#, WBF#	FRAME, TRDY, IRDY, STOP, GNT, DEVSEL, PERR, SERR, REQ, IDSEL, RBF, WBF	AGP3.0 Signaling	66MHz/Common Clock	1=High;0=Low
CLK	CLK	Same as AGP2.0	66 MHz	Same as AGP
RST#, INTA#, INTB#, PME#, TYPEDET#	Same as AGP	Same as AGP2.0-	Asynch/Static	Same as AGP

# 2.1.1 New and Redefined Signals

AGP3.0 adds and redefines the following new signals to support the change in the signaling scheme. The new signals replace reserved pins on the current AGP connector.

<sup>&</sup>lt;sup>1</sup>It is important to note that SBA encodings for address and requests are inverted on AGP3.0 relative to AGP. This is because a NOP or idle state on this interface is all 1s, so in AGP3.0 this equates to a 0V level.

Table 6: AGP3.0 New Signals

Name	Type of Change	Туре	Description
AGP_Vrefcg	Redefined	Static	This pin is used by the motherboard (or core-logic) to supply AGP Vref or AGP3.0 Vref to the graphics card based on the configuration detected.
AGP_Vrefgc	Redefined	Static	This pin is used by the Graphics Card to supply AGP or AGP3.0 Vref to the motherboard based on the configuration detected.
GC_DET#	New	Static	This is pulled down to Vss by the AGP3.0 or Universal AGP3.0 Graphics Card. Other AGP Graphics Cards will leave this signal unconnected. The motherboard usage of this pin is implementation specific This signal uses a currently "reserved" pin on the AGP connector.
MB_DET#	New	Static	This is pulled down to Vss by the AGP3.0 or Universal AGP3.0 motherboard. The graphics card usage of this pin is implementation specific. This signal uses a currently "reserved" pin on the AGP connector.
DBI_HI	New	Source Synchronous	This is a bit that goes along with AD[31:16] to indicate whether AD[31:16] needs to be inverted on the receiving end.  DBI_HI = 0 AD[31:16] is not inverted, so receiver may use as is.  DBI_HI = 1 AD[31:16] is inverted, so receiver must invert before use.  On the AGP connector, DBI_HI is multiplexed with the signal, PIPE#, which is not used in AGP3.0.
DBI_LO	New	Source Synchronous	This is a bit that goes along with AD[15:00] to indicate whether AD[15:00] needs to be inverted on the receiving end.  DBI_LO = 0 AD[15:00] is not inverted, so receiver may use as is.  DBI_LO = 1 AD[15:00] is inverted, so receiver must invert before use.  This signal uses a currently "reserved" pin on the AGP connector.

## 2.1.2 Clocking Changes

Table 5 describes the signaling rate and the clocking scheme associated with the signals on the AGP3.0 interface. The major change from AGP is that the source synchronous signals are "strobed" at 8X the common clock frequency of 66 MHz. All signals that are clocked using the common clock retain the signaling rate of AGP. The names of the strobes used to clock the Source Synchronous signals have been changed from those used in AGP, to more accurately specify their usage.

Figure 2-1 illustrates the effect of the 8X signaling on the Side-band Address (SBA) interface. T3, T2 and T1 stand for Type 3, 2 and 1 SBA requests, each of which is sent in two 8-bit parts labeled H and L. Note that there is an additional request type not shown in this example called Type 4 used for memory addresses beyond 36 bits. NOP reflects an idle bus where the SBA# signals are 1s or in low voltage level state. Description of these request types may be found in the AGP Interface Specification. Some points to be noted follow.

- To initiate a new memory transaction, an AGP Master may need to generate anywhere from one to all four request Types. A complete request bundle including Types 4, 3, 2, and 1 now fits into one, common clock cycle in AGP8X. Such a request requires two common clock cycles in AGP4X and four common clock cycles in AGP2X.
- 2. While it is possible to initiate multiple transactions<sup>2</sup> in one common clock cycle, AGP enforces a rule of at most one transaction per common clock cycle. The first Type request of a transaction

<sup>&</sup>lt;sup>2</sup> A transaction is initiated by a Type 1 request, which triggers the core-logic to begin execution. Types 2 through 4 requests do not initiate a transaction hence any number of these can be sent in a common clock cycle.

- may start at any rising **SB\_STBF** edge within a common clock cycle at the AGP3.0 Master. The Master must insert NOPs into any unused request slots.
- 3. The two strobes SB\_STBF and SB\_STBS alternately use the L->H edge to latch the SBA data. The illustration in Figure 2-1 shows the one strobe as the inverse of the other. However, the specification does not require this. The only requirement is for each strobe to provide an assertion edge centered in each alternate SBA transfer window.




Figure 2-1: 8X SBA Addressing Showing Three Consecutive SBA Requests

To restart **SBA** strobes after they have been stopped, a synchronization sequence must be followed. This sequence is based on the AGP Interface Specification and is described in Sec 3.2.2. When stopped, the **SBA** Strobes are both in LOW state. In AGP2.0 the **SBA** Strobes are treated differentially. When restarting the strobes, **SB\_STBF** starts first followed by **SB\_STBS**. For either strobe, the rising edge is used for latching data.

Figure 2-2 and Figure 2-3 illustrate the 8X data transfer timing diagram on the AD interface. The AD\_STBF and AD\_STBS are used to latch the data at the receiver. As in AGP, CLK based PCI signals GNT, TRDY and IRDY control the flow of data. The timing relationship between IRDY/TRDY and the strobes is designed specifically to transfer data from the strobe latches to the CLK based latches in the receiver.




Figure 2-2: 8X Data Transfers on AD Interface

# AGP3.0 Interface Specification Rev. 1.0

The major change from AGP2.0 is that the number of source synchronous AD transfers that happen within a common clock period has doubled. The timing parameters,  $t_1$ ,  $t_2$ , and  $t_3$ , have values different from AGP2.0 to account for AGP3.0 signaling technology. The relationship between **TRDY** and the 8X data transfer remains the same as the relationship between **TRDY** and the 4X data transfer that is in AGP2.0. **TRDY** seen by the receiver after it is latched in cycle 2 means data will be available in cycle 3.




Figure 2-3: Minimum TRDY and AD\_STB Timing Relationship

Figure 2-3 shows the minimum delay between common clock and  $AD\_STB$  (and the corresponding data). The delay  $t_{1min}$  represents the earliest the first data is latched into the receiver using the strobe. The delay  $t_{2min}$  represents the earliest the last of the eight pieces of data per common clock is latched in the receiver.

The time period  $t_{3max}$  represents the setup time to the next common clock edge to transfer the eight pieces of data to the common clock domain. In this case, there is plenty of setup time, and the data appears to precede **TRDY** by a considerable amount.

Figure 2-2 illustrates a case where the delay between common clock and the **AD\_STB** is the greatest. However, even with this delay, t<sub>3min</sub> is still sufficient to meet the setup time of the common clock edge for cycle 3. Nothing has changed between the two cases in regards to the common clock's domain. However, data in this case appears to be lagging behind **TRDY** by a considerable margin, however, according to the timing diagrams.

# 2.1.3 AGP3.0 Signaling Scheme

The AGP3.0 interface is point-to-point, the same as AGP2.0. All signals that use the AGP3.0 signaling scheme are parallel terminated to **Vss** (signal reference) on both ends with a termination value of the interconnection trace impedance. The termination is provided on-chip with an implementation specific scheme to closely match the value to interconnect trace impedance.

Only the 8X signals need to adopt the new signaling to sustain the increased frequency, although the 1X signals will also use the same signaling scheme.

The 66 MHz CLK and RST# signals continue to be 3.3 V.

# 2.1.4 Calibration Cycle

The AGP3.0 signaling scheme requires tight control over variation in the key specification parameters: on-die termination impedance, signal swing, and slew rate. The key variables of process, voltage, and temperature cause the variations in these parameters. To maintain control over the variations, static or

dynamic calibration approaches can be utilized. In a static approach, the design accommodates, up front, the worst-case changes within the three variables.

A dynamic calibration approach will adjust the parameters as changes in the variables occur. Process variations need only be adjusted once. Voltage and temperature, however, will change during operation and any buffer characteristic change beyond specification must be adjusted dynamically. (Dynamic adjustment can also keep the buffers closer to the target specifications and improve timing and signal integrity.) In order for dynamic adjustments to occur, the interface must enter a quiescent state when there is no risk of corrupting an ongoing transaction. AGP3.0 provides a scheme called the *calibration cycle* that can be used for dynamic adjustment (or compensation) of the key specification parameters. The core-logic enables the bus calibration cycle only in the AGP3.0 mode of operation. The calibration cycle is disabled when operating in AGP2.0 mode (1.5V signaling). The compensation scheme itself is implementation specific and is beyond the scope of this document.

Only the high-speed source synchronous AGP signals need dynamic calibration. Most other slower "common-clock" signals are calibrated once on power-up while a few don't need any adjustments. Table 7 describes this further.

Signals	Туре	Core-Logic (Target)	Graphics Chip (Master)
SBA#, SBA	SBA Source	Receiver Only	Driver Only
Strobes	Synchronous	Needs termination	Needs signal swing
	Uni-directional Type	adjustment	and slew rate
			adjustment
AD, C#/BE, AD	AD GROUP Source	Needs termination,	Needs termination,
Strobes, DBI_HI,	Synchronous Bi-	swing & slew rate	swing & slew rate
DBI_LO	Directional	adjustments	adjustments
ST[2:0], IRDY,	Common Clock	Slow enough that	Same as Core-Logic
TRDY, FRAME,	Group	one adjustment on	
GNT, DEVSEL,		power up is	
STOP, REQ, etc.		sufficient.	
CLK, INT#, RST#	Misc.	No adjustments	No adjustments
etc.			

**Table 7: Signal Calibrations** 

Since the AD signal group is bi-directional, an explicit bus event is needed to allow driver and termination update to occur. AGP3.0 defines a calibration cycle that facilitates this activity. The calibration cycle is initiated by the core-logic on a periodic basis. The period for this event is determined by the programmed value in field PCAL\_CYCLE of the core logic's AGPCMD register (see section 2.7.5.). The core-logic sets PCAL\_CYCLE with a conservative default value. This default period can be changed by configuration software based on the actual requirements advertised by core-logic and master (graphics chip) in the field CAL\_CYCLE of the AGPSTAT register.

When the core-logic performs a calibration cycle, the following sequence of events occur:

- 1. The core-logic waits to regain control of the interface. The arbiter will not grant any pending request from the master until the calibration cycle is completed.
- 2. Core-Logic asserts **GNT** and **ST[2:0]**=110 to indicate start of Calibration Cycle.
- 3. Both the Graphics chip and the Core-Logic may start their AD group buffer updates -in cycle T2. AD Strobes and Frame signals must not glitch. The IRDY and TRDY much not glitch or change state until the respective device signals the end of its update cycle.
- 4. Core-Logic and Graphics chip must assert **IRDY** and **TRDY** respectively to indicate completion of internal buffer updates. Neither side needs to wait for the other side to give its completion signal.
- 5. Earliest assertion of IRDY or TRDY is in T3. The latest assertion of IRDY and TRDY are implementation dependent. However, to minimize any performance impact on other AGP

- transactions, designs are strongly encouraged to not delay the assertion of **IRDY** or **TRDY** by more than 8 clock cycles, i.e. beyond T10.
- 6. Once the Core-logic asserts IRDY it must keep it asserted until it samples TRDY asserted. It will then de-assert IRDY to end the calibration cycle.
- 7. Similarly, once the Graphics chip asserts TRDY, it must continue to assert it until it samples IRDY asserted upon which it will de-assert TRDY and end the calibration cycle.
- 8. A new transaction may begin in the clock cycle immediately following the de-assertion of **IRDY** and **TRDY** on the AGP interface.

The timing diagram below illustrates this sequence.





Figure 2-4: AGP3.0 Calibration Cycle

#### 2.1.4.1 SBA Group Calibration

The SBA interface calibration is initiated by the AGP3.0 Master (Graphics Chip) and is triggered by the calibration cycle. Soon after the calibration cycle is completed (IRDY and TRDY have been asserted), the AGP3.0 Master initiates calibration of the SBA interface by stopping the SBA strobes and driving the entire interface low for a minimum of eight AGP common clock cycles (as required by the sideband synchronization specification) during which time it performs the needed adjustments to its SBA I/O buffers. The AGP3.0 Target detects the stopping of the strobes within a maximum of six common clock cycles and then performs the required termination calibration within two common clock cycles while the SBA activity is still suspended by the master. Following this, the AGP3.0 Master can restart the SBA strobes and resume normal activity. The stopping and starting of SBA strobes must follow the sideband synchronization scheme described in Section 3.2.2. The timing diagram describing this process is illustrated in Figure 2-5.

The Target is allowed a maximum of six cycles to detect that the strobes are stopped. During this period, the Master **must not** cause any glitches on the strobe lines due to any compensation updates. After this period is over the Master continues to drive NOPs on the **SBA** and keep the strobes low for at least two additional common clock cycles. Both the Master and Target may perform the buffer updates during this period. If the Master chooses, it may extend the update period by delaying the strobe restart sequence. However, the Target may not depend on this and must complete its buffer updates within these two common clock cycles. The sequence of events is illustrated in the timing diagram shown in Figure 2-5.



<sup>\*</sup> Since SBA has inverted polarity in AGP3.0, the logical value of Sync = FEh while the electrical value is LLLL LLLH.

Figure 2-5: SB\_STB Stopping and Starting Sequence

The exact timing between the **AD** group calibration cycle and the start of **SBA** calibration is not important as long as it is completed before the start of the next **AD** group calibration cycle. Since the smallest possible calibration period is 4ms (see section 2.7.4), the master must ensure that **SBA** calibration is completed within this time.

#### 2.1.4.1.1 AD CALIBRATION WITH SBA STROBES STOPPED

The above description of SBA calibration by the master and target assumed that the SBA strobes (SB\_STBF and SB\_STBS) were running when the AD calibration cycle occurred. Now we consider the case where the master, for any reason, stops the strobes prior to or during an AD calibration cycle. The following steps ensure proper calibration of the SBA buffers on both sides before the master restarts the SBA strobes. Figure 2-6 should be used as reference.

1. If the SBA strobes are stopped prior to an AD calibration cycle GNT, the master has the opportunity to restart them if the SBA sequence meets the requirements given in Section 2.1.4.1. The master can resume normal SBA activity, by asserting the Sync cycle on the SBA (as shown in Figure 2-5) as late as the 5<sup>th</sup> clock period of the AD calibration cycle (T5 in Figure 2-6), which is 4 clocks after GNT is sampled active by the master. This provides sufficient time for the master to detect the AD calibration cycle and prevent the resumption of SBA activity. Beyond T5, the master must no longer issue a Sync cycle to restart the strobes until 16 clocks have transpired which in this example is in T22.

If the **SBA** strobes are stopped in or after the **AD** calibration **GNT** cycle, then the master must delay the restarting of the **SBA** strobes until 16 cycles after the **AD** calibration cycle is complete.

- 2. Once the AD calibration cycle is complete (T5 in example shown in Figure 2-6), the target will have up to 4 additional clock cycles to test for SBA activity (presence of strobes or a Sync cycle on SBA). This period of testing completes by T9 per this example. If SBA activity is detected, the target waits for the strobe stopping sequence described in Section 2.1.4.1 in order to update the SBA buffers.
- 3. If no SBA activity is detected by the end of the testing period following AD calibration cycle, the master and target are given 12 clock cycles to calibrate the buffers in the SBA group. In this example, this period ends in T21. During this time, the target must ignore the SB\_STBx signals since the master may glitch them during calibration.
- 4. Following this **SBA** calibration period, the master may assert Sync on **SBA** to restart the strobes in the immediately succeeding clock cycle T22.




Figure 2-6: SBA Calibration When SBA Strobes are Stopped

#### 2.1.4.2 Initial Calibration of Buffers

When the system comes out of a power-up reset, the AGP3.0 I/O buffers need to be calibrated prior to **any** operation (PCI or AGP) on the interface. A minimum of **100 microseconds** should be allowed following removal of AGP Reset condition during which the interface is locked in the unasserted state. During this time interval, no AGP or PCI cycles are allowed. The Master (graphics chip) and Target (core-logic) use the time after reset to do the initial calibration of their buffers based on the selected mode of operation (AGP2.0V or AGP3.0). See section 2.4.2 for details on mode selection.

The core-logic cannot initiate any cycle before 100 microseconds after reset. There is no maximum delay. The Master cannot initiate any AD cycles or SBA cycles (or PIPE# in AGP2.0 mode) until AGP

mode is enabled. The Master can initiate FRAME based cycles as soon as its BME bit is set in its command register.

The reset condition sets the default value of PCAL\_CYCLE to '0', which translates to a 4ms period. Once the initial calibration period is over, the normal operation is started by the core-logic. Calibration Cycles can only start after the initial calibration period is completed. Calibration will precede setting the AGP\_Enable bit. However, Calibration Cycles do not require the AGP\_Enable bit in the AGP CMD register to be set and will likely start prior to AGP operations being enabled. AGP3.0 Masters must be ready to accept Calibration Cycles prior to AGP\_Enable being set.

While the core-logic enables the bus calibration cycle for the AGP3.0 mode of operation (at either 4x or 8x speed), AGP2.0 may do a similar initial calibration of the buffers immediately after reset. Dynamic compensation of AGP2.0 buffers does not require an explicit calibration cycle (updates can be done during times the bus is tri-stated).

## 2.1.5 Dynamic Bus Inversion

In order to mitigate the effects of simultaneous switching outputs, AGP3.0 adopts a scheme called Dynamic Bus Inversion (DBI) to limit the maximum number of simultaneous transitions on source synchronous data transfers. DBI impacts only **AD[31:0]** and is used during source synchronous and common clock transfers. Two new signals are defined to support DBI. **DBI\_LO** and **DBI\_HI** are used to implement DBI on **AD[15:0]** and **AD[31:16]** respectively. The scheme used to implement DBI on source synchronous transfers is as follows:

Whenever the number of bit transitions in AD[15:0] (or AD[31:16]) from one source synchronous period to the next exceeds eight, the entire field is inverted by the transmitter in order to limit the maximum transitions to eight. For example, if AD[15:0] changes from FF10 (hex) in source synchronous cycle A to 0000 (hex) in source synchronous cycle B, the DBI scheme is triggered in cycle B, thus inverting the AD[15:0] to produce FFFF (hex). In this example, the number of transitions without DBI is nine, while with DBI is seven. In order to signal to the receiver that the AD[15:0] are inverted in cycle B, DBI\_LO will be asserted high. The same scheme is used on AD[31:16]. DBI\_HI is used to signal the inversion. The receiver samples DBI\_HI and DBI\_LO to determine whether to invert AD[31:0] before using it.

Contiguous (back-to-back) DBI-enabled data transfers must continue the DBI encoding without break. The only break that may occur in the DBI encoding happens when more than eight data bits are high in a strobe group at the end of a transfer and transition low (terminating low, not driving) during the following idle cycle. In this case there would be greater than 8 bits switching. This case can create more switching noise. While there is sufficient time during the idle cycle for that noise to settle, the system designer must be careful to avoid excessive crosstalk and reduced signal integrity on other signals.

A similar scheme applies to common clock and Frame based (PCI) address and data transfers. In these instances, DBI applies to transitions from one common clock period to the next.

Implementation of DBI is *required* in the transmitter and receiver for both the Master (graphics chip) and the Target (core logic) when operating in 8X speed and in AGP V3.0 signaling mode. When doing Frame based PCI transfers or 4X speed transfers in the same signaling mode, DBI is optional in the transmitter but still required in the receiver.

DBI is *not supported* when in AGP2.0 or AGP1.0 signaling modes. Table 8 illustrates the application of DBI in various modes of operation.

	•	•	
Signaling Mode	Transfer Speed	Transmitter DBI	Receiver DBI
AGP V3.0	8X	Required	Required
AGP V3.0	4X	Optional	Required
AGP V3.0	Frame Based PCI	Optional	Required
AGP 1.0 or 2.0	Any	Not Supported	Not Supported

**Table 8: DBI Implementation Requirements** 

Note that the addition of the DBI signals extends the definition of the AD strobe groups as follows:

- AD\_STBF[0] and AD\_STBS[0] are associated with AD[15:0], C#/BE[1:0]
- AD\_STBF[1] and AD\_STBS[1] are associated with AD[31:16], C#/BE[3:2] and DBI\_HI and DBI\_LO

Due to the locations of the AGP connector pins assigned to the two DBI signals, both of them are placed in the strobe group associated with the upper sixteen AD bits.

Figure 2-7 illustrates the use of DBI on source synchronous transfers. In this example, only **DBI\_LO** usage is shown. Note that DBI is used per transfer and is not on a per transaction basis.




Figure 2-7: Usage of DBI on Source Synchronous Transfers

#### 2.1.5.1 AGP Connector Pins for DBI

On the AGP connector, **DBI\_LO** is assigned the pin B14 (reserved in AGP2.0 specification), and **DBI\_HI** is assigned the pin A12 (used for **PIPE#** in AGP2.0 specification). The implication of using A12 for **DBI\_HI** is that in designs that are "universal" and can operate in AGP2.0 or AGP3.0 modes, both the Master and Target must multiplex **PIPE#** and **DBI\_HI** on the same wire. However, for a given mode of operation (AGP2.0 or AGP3.0), the meaning of this shared wire is fixed after power-up configuration. Such multiplexing is possible only because **PIPE#** is not used in AGP3.0, and DBI is not used in AGP2.0.

#### 2.1.5.2 Parity Generation and DBI

During FRAME based PCI transfers, the signal PAR reflects even parity across AD[31:0] and C#/BE[3:0]. During these transfers, the transmitter generates parity *before* the application of DBI on AD[31:00]. The receiver checks parity only *after* performing any data inversion on AD[31:00] required by the assertion of DBI HI and DBI LO.

# 2.2 Summary of Interfaces

The signal pins defined by AGP3.0 may be used to perform PCI or AGP transactions. Each signal may be required, optional, or not applicable, depending on the type of device (graphics or core-logic), which interface (PCI or AGP) is supported, and the type of agent (Master or Target). Table 9 is a summary of the capability supported by function and agent. Table 10 also includes a summary of the PCI signals supported by function and agent.

Table 11 is a summary of the AGP3.0 signals supported by function and agent. For example, the second column represents a graphics agent that supports the PCI interface as a Target. The **Support** column indicates whether the interface is required or optional. For example, a graphics agent requires the PCI target interface. The gray boxes indicate that the signal is not applicable to the function.

Table 9: Summary of Interfaces Based on Function and Agent

Device	Graphics				Core-logic			
Interface		PCI AGP3.0		PCI		AGP3.0		
Agent	Target	Master	Master	FW <sub>Target</sub>	Target	Master	Target	FW <sub>Master</sub>
Support	R	0	0	0	R	R	R	0

#### Legend:

R = Required

O = Optional

Table 10: Summary of PCI Signals Based on Function and Agent

Device		Graphics				Core	-logic	
Interface	F	PCI	AG	iP3.0	F	CI AG		P3.0
AGENT	Target	Master	Master	FW <sub>Target</sub>	Target	Master	Target	FW <sub>Master</sub>
FRAME	R	R		R	R	R		R
IRDY	R	R	R	R	R	R	R	R
TRDY	R	R	R	R	R	R	R	R
STOP	R	R		R	R	R		R
DEVSEL	R	R		R	R	R		R
IDSEL	R <sup>1</sup>				R <sup>2</sup>			
PERR	R	R			0	0		
SERR	0	0			0	0		
REQ		R				I	R	1
GNT		R	R			I	R	1
RST#	R	R	R	R	R	R	R	R
AD[31::00]	R	R	R	R	R	R	R	R
C#/BE[3::0]	R	R	R	R	R	R	R	R
DBI_HI,	R	R	R	R	R	R	R	R
DBI_LO								
PAR	R	R	NS	NS	R	R	NS	NS
LOCK	NS	NS	NS	NS	NS	NS	NS	NS
INTA#	0	0	0		R	0	R	
INTB#	0	0	0		R	0	R	
CLK	R	R	R	R	R	R	R	R
PME#	0				0			

#### Legend:

R = Required

O = Optional

I = Internal signal

NS = Not supported

A shaded cell indicates that the signal is not applicable to the function.

#### **◎** NOTE

- 1. **IDSEL** is not a signal on the connector. See Section 2.1.4 for details of how **IDSEL** is implemented.
- 2. **IDSEL** is typically an internal signal for the core-logic.

Table 11: Summary of AGP3.0 Signals Based on Function and Agent

Device	Graphics			Core-logic				
Interface	F	PCI	AG	AGP3.0 PCI		CI	AGP3.0	
Agent	Target	Master	Master	FW <sub>Target</sub>	Target	Master	Target	FW <sub>Master</sub>
ST[2::0]		O <sup>3</sup>	R			R	R	
PIPE			NS				NS	
SBA[7::0]#			R				R	
RBF			O <sup>1</sup>				R	
WBF				O <sup>2</sup>				R
AD_STBF0			R	R			R	R
AD_STBF1			R	R			R	R
AD_STBS0			R	R			R	R
AD_STBS1			R	R			R	R
SB_STBF			R				R	
SB_STBS			R				R	

#### Legend:

R = Required
O = Optional
I = Internal signal
NS = Not supported
A shaded cell indicates that the signal is not applicable to the function.

#### **S** NOTE

- 1. The AGP Master does not require **RBF** if it can always accept the return of Read data.
- 2. The AGP Master does not require **WBF** if it always can accept the first block of FW data.
- 3. **ST** signals are only optional to the PCI master if no AGP support is implemented.

#### 2.2.1 IDSEL Usage for Configuration

Initialization of an AGP device occurs via the configuration mechanism defined by the *PCI Local Bus Specification*. An AGP Master is composed of a PCI Target interface and an AGP Master interface. (Optionally, the AGP Master can also include a PCI Master interface). The PCI target interface follows the *PCI Local Bus Specification*. This requires the device to respond to a PCI configuration transaction when a configuration request (read or write) is decoded and **AD01** and **AD00** are both "0" and the device's **IDSEL** is asserted.

Since **IDSEL** is not a signal on the AGP connector, it must be connected to **AD16** on the graphics component. The designer of the AGP Master must be careful as to how this connection is made since the **AD** lines are running at very high speeds. This connection between **IDSEL** and **AD16** must not electrically load **AD16** in the physical interconnect between the core-logic and the graphics chip.

# 2.3 Transaction and Protocol Changes

Most changes in transactions and protocol result from the 8X data rate and removal of certain transaction types. These changes are described in this section. Additional enhancements in transaction types specific to workstation platforms are described in <a href="Appendix A: Workstation">Appendix A: Workstation</a> Enhancements.

AGP references two types of transactions: **AGP transactions** and **PCI transactions**. AGP transactions use AGP protocol semantics and include transfers initiated by the AGP Master using the **SBA** Interface as well as core-logic initiated Fast-Writes. **PCI transactions** refer to transactions initiated by the AGP Master or core-logic that use the PCI Protocol semantics.

## 2.3.1 AGP Transaction Requests

In the past, AGP transactions could be generated using two modes: PIPE and SBA. The core-logic had to support both modes, while the AGP Master could optionally use either. AGP3.0 does not support using PIPE mode to generate an AGP request. This leaves only the SBA scheme, which is no longer optional. When operating in AGP3.0 mode, the PIPE# signal pin on the AGP connector is given a new function, DBI-HI. A "universal" implementation must multiplex PIPE# and DBI\_HI onto the same signal pin and select the right function based on the signaling mode of operation.

#### 2.3.2 Removal of Transaction Types

AGP3.0 removes the use of certain AGP2.0 transactions, which are now classified as **reserved** events. The core-logic response to these reserved transactions is implementation specific and beyond the scope of this specification.

#### 2.3.2.1 High Priority Transactions

AGP3.0 does not support the AGP High Priority Read and Write transactions.

Since only Low Priority transactions are supported, the priority classification no longer has any meaning under AGP3.0. Therefore Low Priority AGP Read or Write transactions will be referred simply as AGP Read or Write transactions.

#### 2.3.2.2 Transactions of the "Long" Type

AGP does not support the "Long" version of the AGP Read transactions. The "Long" transactions were used to specify data payload sizes greater than 64 bytes. AGP3.0 transaction size is limited to a maximum of 64 bytes. These transactions are aligned to 8 byte address boundaries.

When the AGP master needs to read a large amount of data from system memory, it must split this up into multiple 64 byte transaction requests. For optimum performance, these requests should be naturally aligned to 64 byte boundaries.

In some cases, the Core-Logic may have been optimized for data transfers that are greater than 64 bytes. For instance, if the core-logic is designed for cache line accesses of 128 bytes, it may perform best with AGP request sizes that are some multiple of 128 bytes. A new 3-bit field called ARQSZ in the Core-Logic's AGPSTAT[15:13] register is used to provide the optimum transfer size information to software. The AGP Master should be programmed to group consecutively addressed 64 byte requests to effectively meet the Core-Logic's optimum transfer size expectations. Note that this is only a performance optimization and not a functional requirement. Refer to Sections 2.7.5 and 2.7.4 for more details.

#### 2.3.2.3 Transaction Encoding Tables

The **SBA** Interface is used to send four types of requests similar to AGP's:

- 1. Type 1: address bits 14:3 and the Length Field [LLL]. The Length is in units of 8 bytes.
- 2. Type 2: 4 bit Request Codes (CCCC) and address bits 23-15.
- 3. Type 3: address bits 35:24.
- 4. Type 4: address bits 47:36. (This is optional and used only if the address is >64 GB.)

Types 2 through 4 are considered "sticky"; after they are sent to the Target, they need not be sent again unless any of the fields within them change. If such change occurs, only the affected Type request has to be re-sent to the target.

Whenever the core-logic executes a reset (as it would during a normal power-up event) the internally stored state of the "sticky" request fields, Type 2-4, must be initialized such that the address bits are cleared to 00h. Also, the internal state of the "sticky" requests in the core-logic survives the stopping and restarting of **SBA** strobes during normal operation. However, the AGP master should not depend on the core-logic to retain the state of the "sticky" requests through any power-down mode event such as those specified under ACPI.

Reserved

The "CCCC" field contains the Bus operation or request as itemized in Table 12.

CCCC AGP2.0 AGP3.0 0000 Read (low-priority) Read (Asynchronous<sup>5</sup>) Read (high-priority) Reserved 0001 0010 Reserved Reserved Reserved<sup>3</sup> 0011 Reserved Write (Asynchronous<sup>5</sup>) 0100 Write (low-priority) Write (high-priority) 0101 Reserved 0110 Reserved Reserved<sup>3</sup> 0111 Reserved Reserved<sup>3</sup> 1000 Long Read (low-priority) Reserved 1001 Long Read (high-priority) Reserved 1010 Flush (low-priority) Flush 1011 Reserved Reserved 1100 Fence (low-priority) Fence (for reads & writes) 1101<sup>4</sup> Reserved ) Reserved Reserved Reserved<sup>3</sup> 1110

Table 12: AGP3.0/AGP2.0 Bus Requests

Associated with the previous requests are the status codes from the core-logic to signal the completion response for the disconnected transaction. Certain codes are reserved in AGP3.0. The codes listed as ST[2:0] on the signal interface are common clock signals that are valid only when GNT is asserted. These codes are shown in Table 13.

Status Code ST[2:0] AGP2 0 Usage

Reserved

Status Code ST[2:0]	AGP2.0 Usage	AGP3.0 Usage
000	Low Priority Read	Read (Asynchronous⁵)
001	High Priority Read	Reserved
010	Low Priority Write	Write (Asynchronous⁵)
011	High Priority Write	Reserved
100	Reserved	Reserved <sup>6</sup>
101	Reserved	Reserved <sup>6</sup>
110	Reserved	Calibration Cycle
111	AGP Master can start PCI Transaction using FRAME#	AGP3.0 Master can start PCI Transaction using
	or PIPE#.	FRAME.

**Table 13: Status Codes** 

As in AGP2.0, the AGP3.0 read access granularity is 8-bytes. The AGP3.0 address must be naturally aligned to 8-byte boundaries. Again, similar to AGP2.0, the read transfer time on AGP3.0 is in multiples of the common clock. The core-logic ensures that for read transfers that take less than a common clock cycle, the unused portion of the cycle is padded with meaningless data. The strobes continue to run for the entire cycle, and the byte enables (C#/BE) are driven only during the meaningful data portion. The critical data (the first data associated with the requested address) will always be driven first followed by

1111

<sup>&</sup>lt;sup>3</sup> See Table 38 in Appendix A for optional use of these reserved codes.

<sup>&</sup>lt;sup>4</sup> This encoding is used on the C#/BE[3:0] for performing a "Dual Address Cycle" on a FRAME based PCI transaction. It is reserved for AGP requests.

<sup>&</sup>lt;sup>5</sup> The term "asynchronous" differentiates this transaction type from the isochronous transactions described in Appendix A where latency and throughput are deterministic.

<sup>&</sup>lt;sup>6</sup> See 4.1.6in Appendix A for optional use of these reserved codes.

any padding that is necessary. This is the same as AGP2.0 except that the amount of required padding could be 8, 16, or 24 bytes.

#### 2.3.3 Flow Control

The maximum AGP3.0 data rate (AGP8X) is twice that of AGP2.0. However, the signals that are used for flow-control by the AGP3.0 Master and Target, as well as the timing relationships, remain the same as AGP2.0. The primary effect of this change in data rate is in the amount of data buffering required to support the AGP3.0 Interface.

Use of flow control during AGP transactions is discouraged and should be used only during unusual circumstances. This implies that a Master should never commit to a read of a given size if there isn't, under most circumstances, sufficient buffering available to hold the data, regardless of when it arrives. Similarly, on a write, the Target should ensure that it does not attempt to fetch the data unless it has the room to absorb the entire transaction request. A good balance must exist between the number of requests en-queued, and the buffering available to receive it.

AGP2.0 and AGP3.0 provide two methods for flow-control of the data. The first is used during a data transfer transaction, while the second is used to stall the start of a new data transaction. For this discussion these methods are called *Block-Level flow-control* and *Buffer-Full flow-control*, respectively. While these are new terms used for discussion purposes, they do not represent a change in the flow control mechanisms introduced in AGP.

In addition to the these methods, AGP3.0 continues to support the one cycle Wait State prior to the initial block of data that can be optionally inserted by the initiator of the data transfer. The timing diagrams illustrating this can be found in the AGP2.0 Interface Specification.

#### 2.3.3.1 Block-Level Flow Control for AGP Reads and Writes

The PCI common clock signals IRDY and TRDY are used for this flow-control. These signals can be used during AGP read and write transactions initiated by the AGP Master. The AGP Target can also use this scheme during the data phases of a Fast Write transaction.

The basic scheme allows the receiver of the data to stall the next "block" of data transfer during a read (receiver is AGP Master) or a write (receiver is core-logic). A "block" consists of four common clock cycles of data, which is 128 bytes for AGP8X, or twice the size of AGP4X. To stall a block of data, the receiver must suppress the assertion of **TRDY** in a pre-defined cycle known as the "throttle point".

**Note:** For a description of the throttle point in each transaction, refer to the AGP2.0 Interface Specification.

Since "Long" transactions are not supported under AGP3.0, the size of a transaction initiated by an AGP3.0 Master can never exceed 64 bytes. Block-level flow control is not needed for AGP3.0 reads and writes since no throttle point exists during these transactions.

#### 2.3.3.2 Block-Level Flow Control for Core-logic Fast Writes

The block-level flow-control is still applicable to AGP3.0 Fast Write transactions initiated by the corelogic. This is because there is no size limit for the data transfer during a Fast Write transaction. As with AGP2.0, the AGP Master must accept the first block of data transfer. Therefore the AGP Master must

have at least 128 bytes of buffering. This is double that of AGP2.0 which requires a minimum of 64 bytes.

Subsequent transfers may be stalled on a block-by-block basis with the suppression of **TRDY** at the predefined throttle point.




Figure 2-8: Fast-Write Showing Wait State Insertion

#### 2.3.3.3 Buffer-Full Flow Control for AGP Reads

The Buffer-Full scheme for stalling data returns for AGP reads uses a signal called **RBF**. The assertion of **RBF** by the AGP Master is intended to prevent the start of a new data transfer transaction. However, since there is a delay from the time of **RBF** assertion to the time the core-logic can take action, **RBF** may not be able to stop the transactions (up to a maximum of two) that are already in the pipeline.

This happens if the first data transfer completes in one common clock cycle, and is followed by another data transfer transaction in the immediately following cycle. If **RBF** is asserted in the same cycle as the first transaction, it does not take effect until the third data transfer transaction. The amount of buffering the AGP Master needs to support is dictated by the minimum and maximum request sizes. Table 14 illustrates the difference between AGP3.0 and AGP2.0 buffer requirements.

Interface Type	Min Transfer Size	Max Transfer Size	Min Buffering Needed
AGP2.0	=<16 bytes	=>64 bytes	80 bytes
AGP2.0	=<16 bytes	<64 bytes	Max transfer size+16 bytes
AGP2.0	>16 bytes	=>64 bytes	64 bytes
AGP2.0	>16 bytes	<64 bytes	Max transfer size
AGP3.0	=<32 bytes	64 bytes	96 bytes
AGP3.0	=<32 bytes	<64 bytes	Max transfer size + 32 bytes
AGP3.0	>32 bytes	64 bytes	64 bytes
AGP3.0	>32 bytes	<64 bytes	Max transfer size + 32 bytes

Table 14: Buffer Size Requirements Based on RBF Flow Control

As with AGP, the use of **RBF** is discouraged since it negatively impacts the efficient use of the AGP3.0 interface. An AGP Master should, in general, not en-queue more read requests than the buffering available to receive the requested data.




Figure 2-9: Use of RBF in Read Transaction Control

In Figure 2-9, RBF is not able to stop the two pipelined GNTs from completing their transactions. (These are labeled RD1 and RD2 in the diagram.)

RD1 performed a 32-byte transfer followed by an RD2 that performed a 64-byte transfer (too small to initiate IRDY flow control). RBF managed to block the third data transfer (labeled RD3) from starting by inserting two wait states.

#### 2.3.3.4 Buffer-Full Flow Control on Core-logic Fast Writes

The target of the Fast Writes (AGP device) also has a signal called **WBF** that is used, if required, to prevent the start of a Fast write transaction. The arbiter in the core-logic checks the status of **WBF** before initiating a Fast Write transaction. If **WBF** is asserted at this time, the start of the write is suppressed.

The only change from AGP is that the target of the Fast Writes (AGP Device) must have twice the minimum buffering specified for AGP2.0 data rates before a fast write stall takes effect. This amounts to 160 bytes for AGP3.0 versus 80 bytes for AGP2.0.

# 2.3.4 Ordering Rule Changes

Ordering rules specify the relationship between concurrently active transactions as they progress to completion through the platform. AGP3.0 follows the same ordering rules as AGP2.0 except for AGP writes (formerly known in AGP as low priority writes).

An AGP write is considered to have *completed* if it has reached a point of global visibility where any future read access to the system memory location targeted by this write gets the modified data. Note that the definition for completion does not require that the actual physical memory location be updated – only that the new data is globally visible.

AGP requires that the completion of low priority writes occur in the same order as the issued requests from the Master. The AGP3.0 specification, however, does not require that the core-logic complete the

AGP3.0 write transactions in the same order as the issued requests from the AGP3.0 Master. This implies that a sequence of writes, *AGP\_write\_memA/AGP\_write\_memB*, may complete in non-sequential order, such as **memB** being updated before **memA**.

An exception to this rule occurs when a sequence of writes target the same memory location. The Target must ensure that a sequence of writes to the same memory location *is* completed in the same order as issued by the master. For example, in the AGP sequence,

AGP\_write\_memA/AGP\_write\_memB/AGP\_write\_memA, the Target needs to ensure that the first write to memA completes before the second write to memA. However, the write to memB completes in no particular order with respect to the other two writes.

In AGP3.0, the FENCE request is required for ordering writes. The core-logic must ensure that all AGP3.0 read **and** write requests prior to the issue of a FENCE will complete before any AGP3.0 read or write requests issued after the FENCE.

A summary of the AGP3.0 ordering rules, including those that remain unchanged from AGP2.0, is as follows:

- 1. AGP Reads complete in issue order on the AGP interface. However, the core-logic may fetch data from system memory in any order.
- 2. AGP3.0 Writes complete in issue order on the AGP3.0 interface. However, the core-logic may complete the writes to system memory in any order except when the writes are to the same memory location.<sup>7</sup>
- 3. The core-logic must ensure that an AGP Read following an AGP Write to the same memory address must not pass the AGP write to system memory. Similarly, an AGP Flush must not pass any AGP Write.
- 4. Unless there is an intervening FENCE, an AGP Write is allowed to pass any previously issued AGP Read, Flush or Write (not to the same address) on its way to completion<sup>8</sup>.
- 5. The core-logic must ensure that no AGP Read, Write<sup>9</sup> or Flush request that follows a FENCE, will pass any AGP Read, Write<sup>9</sup> or Flush request that precedes it.
- 6. PCI transactions initiated by the AGP Master must follow PCI ordering rules for completion. There are no completion ordering requirements between PCI transactions and AGP transactions.
- 7. Finally, AGP Fast Writes must complete on the AGP interface in the same order they are issued by the processor.

<sup>&</sup>lt;sup>7</sup> This is a change from AGP

<sup>-</sup>

<sup>&</sup>lt;sup>8</sup> A request to system memory is considered "completed" when it reaches the point of "global visibility" where all requesting agents have access to the latest version of the data.

<sup>&</sup>lt;sup>9</sup> This is a change from AGP.

### 2.4 Platform Architecture Differences

This section deals with changes to AGP that have platform level dependencies. These include support for hardware- enforced coherency, peer-to-peer access models, and system configuration issues.

### 2.4.1 Hardware Enforced Cache Coherency

The AGP Master performs AGP or PCI transactions that are directed at system memory, with a single address space being associated with all these transactions. In this address space, a contiguous region may be specified where an AGP address is re-mapped to a different physical memory address using a platform defined structure called the Graphics Address Re-map Table (or GART). The re-mapping region is called the AGP *aperture*.

The system memory has cacheable regions that can be kept coherent through hardware and software means. Hardware enforced cache coherency, such as snooping, is the responsibility of the core-logic and all caching agents. The performance of hardware-enforced coherency schemes varies between platforms. The appropriate use of the hardware-enforced coherency feature is the responsibility of the graphics card's device driver.

Hardware-enforced coherency for AGP Master accesses to system memory address space is as follows:

- 1. The core-logic must implement hardware-enforced coherency on all AGP Master transactions (AGP and PCI types) targeted outside the AGP aperture region.
- 2. For any AGP3.0 Master accesses inside the AGP3.0 aperture region, hardware-enforced coherency is optional. <u>Appendix B: Workstation Programming Model</u> describes the scheme used to implement this optional feature on workstation platforms.

### 2.4.2 AGP3.0/AGP2.0 Compatibility

AGP3.0 and AGP2.0 use the same connector and signal interface with a few additions. This means that in addition to the configurations allowed in the AGP specification, several new ones are created. The following tables define the various motherboard and card types that will be considered in this section.

**Table 15: Motherboard Options** 

Motherboard Types	Connector Type	Description
AGP 3.3 V Motherboard	3.3 V keyed	Supports only AGP 3.3 V signaling. Available speeds 1x, 2x.
AGP 1.5 V Motherboard	1.5 V keyed	Supports only AGP 1.5 V signaling. Available speeds 1x, 2x, 4x.
Universal AGP Motherboard (UAGP)	Universal (UAGP)	Supports both AGP 1.5 V and 3.3 V signaling. Available speeds 1x, 2x, 4x.
AGP3.0 Motherboard	1.5 V keyed	Supports only AGP3.0 signaling. Additional electrical ID to prevent AGP 1.5 V operation. Available speeds 8x, 4x.
Universal 1.5V AGP3.0 Motherboard (Universal 1.5V AGP3.0)	1.5 V keyed	Supports AGP 1.5 V and AGP3.0 signaling. Available speeds 1x, 2x, 4x, in AGP2.0 mode and 8x, 4x in AGP3.0 mode.
Universal AGP3.0 Motherboard (Universal AGP3.0)	Universal (UAGP)	Supports AGP 3.3V, 1.5V and AGP3.0 signaling. Available speeds 1x, 2x, 4x in AGP2.0 mode and 8x, 4x in AGP3.0 mode. This includes 3.3V support for 1x and 2x speeds.

The AGP3.0 Specification does not preclude a universal motherboard or add-in card from supporting 3.3V. Refer to sections 4.3.4 - 4.3.6 and 4.3.8 of the AGP Specification, revision 2.0 for further details on a Universal Motherboard implementation. Refer to the AGP2.0 Add-in Card ECN #53 for further details on Universal Add-in card implementation.

Graphics Card Types	Connector Type	Description
AGP 3.3 V Card	3.3V Slot	Supports only AGP 3.3 V signaling. Available speeds 1x, 2x.
AGP 1.5 V Card	1.5V Slot	Supports only AGP 1.5 V signaling. Available speeds 1x, 2x, 4x.
UAGP Card	Double Slotted	Supports AGP 3.3 V and 1.5 V signaling. Available speeds 1x, 2x, 4x.
AGP3.0 Card	1.5V Slot	Supports only AGP3.0 signaling. Available speeds 8x, 4x.
Universal 1.5V AGP3.0 Card	1.5V Slot	Supports AGP 1.5 V and AGP3.0 signaling. Available speeds 1x, 2x, 4x, in AGP2.0 mode and 8x, 4x in AGP3.0 mode
Universal AGP3.0 Card	Double Slotted	Supports AGP 3.3V, 1.5V and AGP3.0 signaling. Available speeds 1x, 2x, 4x in AGP2.0 mode and 8x, 4x in AGP3.0 mode. This includes 3.3V support for 1x and 2x speeds.

**Table 16: Graphics Card Options** 

#### 2.4.2.1 AGP3.0 Mode of Operation

The mode of operation for configurations with AGP3.0 or Universal AGP3.0 motherboards and AGP3.0 or Universal AGP3.0 Cards will be AGP3.0. This mode of operation will be selected automatically by hardware during power-up reset and cannot be changed by software. AGP3.0 Mode implies the following:

- 1. AGP3.0 electrical signaling scheme is used.
- 2. The speed of the interface is 8x or 4x.
- 3. All changes to AGP introduced in AGP3.0 will be enforced.

If selected by the hardware, the AGP3.0 Mode will be in effect even in a Legacy OS environment that supports AGP. However, optional new features introduced in AGP3.0 may only be enabled with appropriate changes to the OS and other software. The details of these changes are found in a separate document. The registers that need to be programmed to use these features are described in Appendix B.

The motherboard and Card use the **MB\_DET#**, **GC\_DET#**, and **TYPEDET#** pins to determine mode of operation according to Table 17:

Motherboard	Graphics	MB_DET pin	GC_DET pin	TYPEDET pin	Mode	Speed of
	Card	on	on Graphics	on Graphics		Operation
		motherboard	Card	Card		
AGP3.3V/UAGP/	AGP3.3V	Don't Care	Open	Open	AGP3.3V	1x, 2x
UAGP3.0						
AGP3.3V	UAGP/UAGP3.0/	Don't Care	Open	Don't Care /	AGP3.3V	1x, 2x
	AGP3.3V			Ground *		
AGP1.5V/UAGP	AGP1.5V/UAGP	Open	Open	Ground	AGP1.5V	1x,2x,4x
AGP1.5V/UAGP	AGP3.0 Only	Open	Ground	Ground	Illegal	Not supported
AGP1.5V/UAGP	UAGP3.0	Open	Ground	Ground	AGP1.5V	1x,2x,4x
AGP3.0 Only	AGP1.5V/UAGP	Ground	Open	Ground	Illegal	Not supported
UAGP3.0/U1.5V	AGP1.5V/UAGP	Ground	Open	Ground	AGP1.5V	1x,2x,4x
AGP3.0						
AGP3.0/UAGP3.0/	AGP3.0 Only	Ground	Ground	Ground	AGP3.0	4x, 8x
U1.5VAGP3.0						
AGP3.0/UA GP3.0/	UAGP3.0/	Ground	Ground	Ground	AGP3.0	4x, 8x
U1.5VAGP3.0	U1.5VAGP3.0					

**Table 17: Selecting Platform Mode of Operation** 

Please note that the combinations that do not physically plug into the AGP slot are not listed above.

The detection of card type and mode of operation is resolved during power-up reset of the system. Once the mode of operation is determined, the signaling scheme cannot be changed. When the motherboard and card mutually decide to operate in AGP3.0 Mode, both set the AGP3.0 MODE in the configuration register AGPSTAT [3]. This bit is '0' for AGP mode of operation.

#### 2.4.2.2 Speed Determination

AGP3.0 specification allows both 8x and 4x speeds of operation while using the AGP3.0 signaling scheme. Note that the 4x mode using AGP3.0 signaling is not the same as the 4x mode when using AGP 1.5V signaling. The latter mode obeys the AGP2.0 specification for signaling and protocol while the former complies with the AGP3.0 specifications. Some key differences include:

- Strobes in 8x signaling are not differential and use only the rising edge as the active edge.
- Assertion levels for various signals have changed due to the termination scheme.

Protocol changes such as removal of PIPE, High Priority reads, Read Long etc. also impact 4x speed operation while in 8x signaling mode.

The speed selection is based on the signaling mode of operation. As described in the previous section, the status of AGPSTAT[3] register is set by hardware to indicate the signaling mode. When this bit is cleared. AGPSTATI2:01 are used to specify the speeds supported as described in the AGP2.0 specification. When AGPSTAT[3] is set to pick the 8x signaling mode, AGPSTAT[2:0] takes on a different meaning, described in Table 18.

Table 18: Supported Speed Description			
AGPSTAT[3]	AGPSTAT[2:0]	Signaling Mode	Speed Supported
0	XXX	AGP2.0	See AGP2.0 Spec
1	001	AGP3.0	4x only
1	010	AGP3.0	8x only
1	011	AGP3.0	4x and 8x
1	1xx	AGP3.0	Reserved

<sup>\*</sup> The UAGP and UAGP8x cards will ground the TYPEDET pin on the connector, the AGP3.3V card will not. The 3.3V motherboard will ignore it in any case.

The core-logic or graphics card that supports "universal" AGP3.0 must dynamically change the meaning of AGPSTAT [2:0] based on the setting of AGPSTAT [3]. The selection of the speed of operation is done by software, which looks at the supported speeds in the core-logic and graphics card to pick one that is common to both. This speed is programmed into AGPCMD [2:0] as shown in Table 19:

**Table 19: Setting Speed of Operation** 

AGPSTAT[3]	AGPCMD[2:0]	Speed Selected
0	XXX	See AGP2.0 Spec
1	001	4x speed
1	010	8x speed
1	All other codes	Reserved

#### 2.4.3 Peer-to-Peer Access

AGP3.0 does not, in general, require the support of PCI Peer-to-Peer accesses. Devices needing to share data do so through shared buffers in system memory. Note that the AGP3.0 specification explicitly relaxes some peer-to-peer requirements of the *PCI-to-PCI Bridge Specification*. Table 20 describes the requirements. In this table, "AGP3.0<sub>a</sub>" represents one AGP3.0 port in the platform. A "non-AGP3.0<sub>a</sub>" port could be another PCI or some other port. The "type" field represents the transaction on the initiator's port.

Table 20: PCI Peer-to-Peer Access

Initiated From	Targeted To	Туре	Support
Device(Port == AGP3.0 <sub>a</sub> )	Device(Port != AGP3.0a)	AGP3.0 / PCI Read and Write	Not Required
Device(Port == AGP3.0 <sub>a</sub> )	Device(Port == AGP3.0 <sub>a</sub> )	AGP3.0 / PCI Read and Write	Not Required
Device(Port != AGP3.0 <sub>a</sub> )	Device(Port == AGP3.0 <sub>a</sub> )	AGP3.0 or PCI Read	Not Required
Device(Port != AGP3.0 <sub>a</sub> )	Device(Port == AGP3.0 <sub>a</sub> )	AGP3.0 Fast Write or PCI	Required
		Write	-

# 2.5 AGP3.0 Programming

The configuration of registers in the AGP port, for the core-logic and graphics card is described below. This has not changed from AGP2.0. However, there are changes to some of the fields in the NCAPID, AGPSTAT and AGPCMD registers. These are described in this section. Additional changes to support certain workstation specific optional features are described in Appendix B.

AGP requires all core-logic AGP configuration registers to be entirely located in a Host-to-PCI Bridge. AGP3.0 eases this restriction by allowing all of the core-logic AGP3.0 configuration registers to be entirely located in a Host-to-PCI and/or a PCI-to-PCI Bridge function. Splitting the register set across the two bridge types is not allowed.




Figure 2-10: AGP3.0 Configuration Register Space

# 2.6 Register Table Format

Each Register is specified using the following format:

**Table 21: Register Description** 

Bits	Access	Field	Description
HighBit : LowBit (Zero-origin)	<access></access>	Name	Description
Bit (Zero-origin)	<access></access>	Name	Description

The **ACCESS** column is of the form:

**[READ] – [WRITE] – [DEFAULT]** Table 22 defines the value of each sub-field:

Table 22: Sub-field Values

Field	Value	Meaning	
	R	Read Allowed	
[READ]			
	RZ	Always Read-as-Zero	
	R1	Always Read-as-One	
		Read not allowed	
	W	Write Allowed	
[WRITE]			
	W1C	Write of any value clears to zero	
	IW	Writes Ignored	
	MW	Must Write back what is Read (Write-Under-Mask)	
		Write not allowed	
	D'0	Power-on-Default is Zero	
[DEFAULT]			
	D'1	Power-on-Default is One	
	Dx	Power-on-Default is not specified by AGP3.0	
	D'??	Power-on-Default needs to be specified.	
	D'xxxx	Power-on-Default is xxxx	
		Hardwired-Value doesn't need Power-on-default	

# 2.7 Required Master and Target Registers

### 2.7.1 PCISTS: PCI STATUS REGISTER

Offset: 06h

Size: 2 bytes

Table 23: PCI Register

Bits	Access	Field	Description
15:5			See the PCI Local Bus Specification.
4	R-IW	CAP_LIST	If the CAP_LIST bit is set, the device's configuration space implements a list of capabilities. The capability pointer is located at 34h.
3:0			See the PCI Local Bus Specification.

### 2.7.2 CAPPTR: CAPABILITIES POINTER

Offset: 34h

Size: 1 byte

**Table 24: CAPPTR Capabilities** 

Bits	Access	Field	Description
7:0	R-IW	CAP_PTR	This field contains a byte offset into the device's configuration
			space containing the first item in the Capabilities List and is a
			Read Only register.

#### 2.7.3 NCAPID: AGP IDENTIFIER REGISTER

Offset: CAPPTR

Size: 4 bytes

#### MAJOR AND MINOR REVISION ID NUMBER

Table 25: Major/Minor Revisions

Bits	Access	Field	Desc	ription
31:24	RZ-IW	Reserved	Always returns 0 on read; write	e operations have no effect.
23:20	R-IW- D'0011	MAJOR	Major revision number of AGP3.0 interface specification this device conforms to. A Value of 3h or greater indicates AGP3.0.	
19:16	R-IW- D'0000	MINOR	Minor revision number of AGP3.0 interface specification this device conforms to. Range for minor revision for Core Specification registers is 0h-4h. First release will use 0h.	
15:8	R-IW-Dx	NEXT_PTR	Pointer to next item in <i>Capabilities List</i> . Must be NULL for final item in list.	
7:0	R-IW- D'CAPID Value	CAP_ID	The value of this field is deter Location of Registers AGP Target Host to PCI Bridge AGP Target PCI-to-PCI Bridge AGP Master	mined as follows:  CAPID Value  00000010  New ID  00000010

The Major/Minor Revision fields are used to determine register set support by a given target or master. The Minor Revision field is split between Core Specification base features support and Appendix features support. When the AGP configuration registers are located in the host bridge, the CAP\_ID remains the same as AGP to maintain backward compatibility with legacy software. A new CAPID is assigned for registers located in a P2P bridge.

The Major and Minor Revision IDs in the NCAPID register are used to inform software of the register set being implemented. Table 26 shows this relationship:

Table 26: Major and Minor Revision ID Selection

Major Revision	Minor Revision	Register Set Support
2h	Don't Care	AGP2.0 Register Support
3h or greater	0h-4h	AGP3.0 Core Specification Register Support
3h or greater	5h-9h	AGP3.0 Appendix Specification Register
		Support
3h or greater	Ah-Fh	Reserved for future use

The **NEXT\_PTR** field contains a pointer to the next item in the list. The **NEXT\_PTR** field in a final list item must contain a NULL pointer.

### 2.7.4 AGPSTAT: AGP STATUS REGISTER

Offset: CAPPTR + 04h

Size: 4 bytes

Table 27: AGP Register

Bits	Access	Field		Description					
31:24	MST: R1-IW	RQ	TARGET ONLY: T	he RQ field contains the maximum n	umber				
	TGT: R-IW-Dx			d requests that can be enqueued to the					
				s a depth of 1 entry, while 0xFF mean	is a				
			depth of 256 entr						
23:16	RZ-IW	Reserved		when read; write operations have no					
15:13	MST: RZ-IW	ARQSZ		OG2 of the optimum asynchronous re					
	TGT: R-IW-D'x		,	us 4 to be used with the target. The M					
			should attempt to issue a group of sequential back-to-back						
			asynchronous requests that total to this size and for which th						
			group is naturally aligned.						
			Optimum_request_size = 2 ^ (ARQSZ+4)						
10.10	D IVV D	041 0 1	If ARQSZ is zero, then the target has no recommendation.  MASTER & TARGET: Specifies required period for core-logic						
12:10	R-IW-Dx	CAL_Cycle	initiated bus cycle for calibrating I/O buffers.						
			CAL CYCLE Period						
			000 4 ms						
			001 16 ms						
			010 64 ms						
			011 100-110	256 ms					
			111	Reserved for future use					
	D4 114/			Calibration Cycle Not Needed	"				
9	R1-IW	Reserved		when read; write operations have no	епест.				
		(SBA)		are required to support side band when operating in AGP 2.0 compatib	sili#sz				
			mode.	i when operating in AGP 2.0 compatib	omity				
	D 7 114/				"				
8	RZ-IW	Reserved	•	when read; write operations have no					
7	RZ-IW	Reserved	,	when read; write operations have no					
6	MST: RZ-W TGT: R-W-Dx	htrans#		hen 0, core-logic will translate host proces he AGP3.0 aperture using the GART. Whe					
	IGI. K-IVV-DX		_	send host processor accesses through the					
				slation may be required for certain legacy					
			support.						
5	R-IW-Dx	OVER4G <sup>10</sup>	MASTER & TARGET: If set, this Master or Target supports						
			addresses greater than 4 GB.						
4	R-IW	FW	MASTER & TARGET: If set to a 1, this Master or Target						
			supports Fast Writes. Fast-Write support is optional for both						
			Master and Targe	et.					
3	R-IW	AGP3.0_MODE		_Mode. 0 means AGP2.0 Mode. Set of					
			power-up reset. S	See section 2.4.2 for details. Note that	at when				

<sup>&</sup>lt;sup>10</sup> If Target (Core-Logic) sets OVER4G it must support >32bit address PCI cycles generated by the Master using DAC. See PCI Local Bus Specification V2.2 for details. However, support of outbound DAC transactions from the core-logic to the Graphics Card is optional.

Bits	Access	Field	Description				
			AGP3.0_MODE = 0, the RATE field (AGPSTAT[2:0]) and DRATE field (AGPCMD[2:0]) in both the master and target must function as defined by the AGP Interface Specification V2.0 for compatibility with existing software.				
2:0	R-IW	RATE	Data Rate Support  AGPSTAT[3] 0	Code	Speed Supported See AGP2.0 Specs		
			1 1 1 1	001 010 011 All other codes	4x 8x 4, and 8x Reserved		

# 2.7.5 AGP\_CMD: AGP COMMAND REGISTER

Offset: CAPPTR + 08h

Size: 4 bytes

**Table 28: Command Register** 

Bits	Access	Field	Description
31:24	MST: R-W-D'0 TGT: RZ-IW	PRQ	Master: The PRQ field must be programmed with the maximum number of AGP3.0 command requests the master is allowed to enqueue in the target. "0" means a depth of one entry, while FFh means a depth of 256 entries.  Target: IGNORED.
23:17	RZ-MW	Reserved	Always returns 0 when read; write operations have no effect.
16	RZ-MW	Reserved	Always returns 0 when read; write operations have no effect.
15:13	MST: R-W-D'0 TGT: RZ-IW-D'x	PARQSZ	MASTER ONLY: Programmed based on ARQSZ in TARGET's AGPSTAT[15:13]. LOG2 of the optimum asynchronous request size in bytes minus 4 to be used with the target. The MASTER should attempt to issue a group of sequential back-to-back asynchronous requests that total to this size and for which the group is naturally aligned.  Optimum_request_size = 2 ^ (ARQSZ+4)  If ARQSZ is zero, then the target has no recommendation.
12:10	MST: RZ-IW TGT: R-W- D'000	PCAL_Cycle	TARGET ONLY: Programmed with period for core-logic initiated bus cycle for calibrating I/O buffers for both master and target. This value is updated with the smaller of the value in CAL_CYCLE from Master's/Target's AGPSTAT. The translations of the encoding are the same as in CAL_CYCLE.  PCAL_CYCLE is set to 111 (Calibration Cycle Disabled) by s/w only if both Target and Master have AGPSTAT.CAL_CYCLE = 111.

Bits	Access	Field	Description
9	R-W-D'0	SBA_ENABLE	This must be a read/write bit for software compatibility with AGP interface specification V2.0. AGP3.0 devices are required to support side band addressing. This bit must be set to 1'b when AGPSTAT[3] = 1.
8	R-W-D'0	AGP_ENABLE	Master: Setting the AGP_ENABLE bit allows the master to initiate AGP3.0 operations. When cleared, the master cannot initiate AGP3.0 operations.
			<b>Target:</b> Setting the <b>AGP_ENABLE</b> bit allows the target to accept AGP3.0 operations. When cleared, the target ignores incoming AGP3.0 operations. Notes:
			The target must be completely configured and enabled before the master is programmed.
			<ol> <li>A device can make no assumptions as to the sequence of command field programming, except that AGP_ENABLE is the last bit set. Concurrently setting all command fields and the AGP_ENABLE bit using a single 32-bit write is also permitted.</li> <li>Any AGP3.0 operations received while this bit is set to 1 will be serviced even if this bit is reset to 0. If this bit transitions from a 1 to a 0 on a clock edge in the middle of an SBA command being delivered in AGP3.0 mode, the command will be issued.</li> </ol>
			The AGP_ENABLE bit is cleared by power-on-reset.
7	RZ-MW	Reserved	Always returns 0 when read; write operations have no effect.
6	RZ-MW	Reserved	Always returns 0 when read; write operations have no effect.
5	R-W-D'0	OVER4G	<b>Master:</b> Setting the <b>OVER4G</b> bit allows the master to initiate AGP3.0 Requests to addresses above the 4 GB address boundary. When cleared, the master is only allowed to access addresses in the low 4 GB of the address space.
			<b>Target:</b> Setting the <b>OVER4G</b> bit enables the target to accept a Type 4 command and to utilize <b>A[35::32]</b> for a Type 3 command.
4	R-W-D'0	FW_ENABLE	MASTER & TARGET: When set to 1, FW is enabled in Master or Target.
3	RZ-MW	Reserved	Always returns '0' on reads. Writes are ignored.
2:0	R-W-D'000	DRATE	Data Rate Enable (DRATE) - The setting of these bits determines the data transfer rate. One (and only one) bit in this field must be set to indicate the desired data transfer rate. The same bit must be set on both master and target. The encoding assumes AGP3.0_Mode is set in AGPSTAT.  Encoding Meaning  001 4X Data Transfer Mode 010 8X Data Transfer Mode 100 Reserved

### 2.8 AGP3.0 Connector Pin-outs

Both Universal AGP3.0 and AGP3.0 motherboards use the same AGP connectors as AGP2.0. A few additional signals have been defined to take the place of previously reserved pins. Furthermore, the polarity of certain signals is different from AGP. Table 29 contains the updated pin assignments.

**Table 29: AGP3.0 Motherboard Connector Pinout** 

Pin#	В	A	Pin#	В	Α	Pin#	В	Α
1	OVRCNT#	12V	23	GND	GND	45	KEY	KEY
2	5.0V	TYPEDET#	24	3.3V AUX	Reserved	46	DEVSEL	TRDY
3	5.0V	GC_DET#	25	VCC3.3	VCC3.3	47	Vddq1.5	STOP
4	USB+	USB-	26	AD31	AD30	48	PERR	PME#
5	GND	GND	27	AD29	AD28	49	GND	GND
6	INTB#	INTA#	28	VCC3.3	VCC3.3	50	SERR	PAR
7	CLK	RST#	29	AD27	AD26	51	C#/BE1	AD15
8	REQ	GNT	30	AD25	AD24	52	Vddq1.5	Vddq1.5
9	VCC3.3	VCC3.3	31	GND	GND	53	AD14	AD13
10	ST0	ST1	32	AD_STBF1	AD_STBS1	54	AD12	AD11
11	ST2	MB _DET#	33	AD23	C#/BE3	55	GND	GND
12	RBF	DBI_HI	34	Vddq1.5	Vddq1.5	56	AD10	AD9
13	GND	GND	35	AD21	AD22	57	AD8	C#/BE0
14	DBI_LO	WBF	36	AD19	AD20	58	Vddq1.5	Vddq1.5
15	SBA0#	SBA1#	37	GND	GND	59	AD_STBF0	AD_STBS0
16	VCC3.3	VCC3.3	38	AD17	AD18	60	AD7	AD6
17	SBA2#	SBA3#	39	C#/BE2	AD16	61	GND	GND
18	SB_STBF	SB_STBS	40	Vddq1.5	Vddq1.5	62	AD5	AD4
19	GND	GND	41	IRDY	FRAME	63	AD3	AD2
20	SBA4#	SBA5#	42	KEY	KEY	64	Vddq1.5	Vddq1.5
21	SBA6#	SBA7#	43	KEY	KEY	65	AD1	AD0
22	Reserved	Reserved	44	KEY	KEY	66	AGPVrefcg	AGPVrefgc

#### **◎** NOTE

- 1. Reserved pins are only for future use by the AGP3.0 interface specification.
- 2. **IDSEL#** is not a pin on the AGP3.0 connector. AGP3.0 graphics components should connect the **AD16** signal to the **IDSEL#** function internal to the component.
- 3. **TYPEDET#** & **GC\_DET#** should be both grounded by AGP3.0 and Universal AGP3.0 cards. These will be pulled up to the appropriate voltage by the motherboard.

# 3 AGP3.0 Physical Layer Specification

The AGP3.0 Physical Layer Specification defines a set of signaling levels, timing relationships and topologies that support the enhanced performance capabilities of AGP3.0. The physical layer specification provides for full backward compatibility with 1.5 V AGP2.0.

The purpose of this chapter is to set requirements for and make recommendations on DC and AC specifications, maximum and minimum bus lengths, buffer characteristics and location of terminations. The details are provided in the following subsections.

### 3.1 Overview

#### 3.1.1 Introduction

The AGP3.0 interface is designed to support several platform generations based upon  $0.25\mu$  (and smaller) component silicon technology, spanning several technology generations. As with AGP2.0, the physical interface is designed to operate at a common clock frequency of 66 MHz. Its source synchronous data strobe operation, however, is octal-clocked and transfers eight double words (Dwords) of data within the span of time consumed by a single common clock cycle. The AGP3.0 data bus provides a peak theoretical bandwidth of 2.1 GB/s (32 bits per transfer at 533 MT/s). Both the common clock and source synchronous data strobe operation and protocols are similar to those employed by AGP2.0.<sup>11</sup>

To accommodate the downward trend of  ${\rm V_{CC}}^{12}$  voltages brought about by continued process evolution and the higher data transfer rates, AGP3.0 specifies a parallel-terminated bus with a fixed nominal voltage swing of 800 mV peak-to-peak. To maintain compatibility with AGP2.0 topologies, the  ${\rm V_{DDQ}}$  connector pin remains as 1.5 V nominal.

AGP3.0 requires impedance compensation for signal integrity purposes. When the component's I/O interface is in "receive mode," the integrated termination device  $^{13}$  must have already been adjusted to the appropriate impedance. The impedance of the AGP3.0 pull-up driver depends only on the driving component's  $V_{DDQ}$  voltage and the impedance value of the termination; the pull-up driver impedance should be set so that the proper output swing voltage is observed.

### 3.1.2 AGP3.0 Signal Definitions

AGP3.0 is a point-to-point interconnect that contains three types of signals. The two primary sets of signals are the <u>source synchronous</u> signals for data transfer and <u>common clock</u> signals for arbitration and control. The third type of signals (referred to as "asynchronous" in subsequent text) is not bound to the AGP3.0 clocking schemes in any way whatsoever and pertains solely to out-of-band communications. No other topology, beyond a point-to-point interface, is supported.

AGP3.0 specifies only four additional signals to the interface specification of AGP2.0: **GC\_DET#**, **MB\_DET#**, **DBI\_HI**, and **DBI\_LO**.

<sup>&</sup>lt;sup>11</sup> See the AGP2.0 Interface Specification for detail.

<sup>&</sup>lt;sup>12</sup> The V<sub>CC</sub> voltage refers to the voltage that a given component uses to power its core logic.

<sup>&</sup>lt;sup>13</sup> The "integrated termination device" may very well include the AGP3.0 pull-down transistor, which also is used for driving the bus when the component is in its drive mode of operation.

Both **GC\_DET#**, and **MB\_DET#** are of the asynchronous signal type. The **GC\_DET#** signal is a static signal supplied from the graphics card to indicate to the motherboard and/or core-logic that the AGP3.0 signaling and protocol are supported. Likewise, the **MB\_DET#** signal is a static signal supplied from the motherboard or core-logic to indicate to the graphics card and/or AGP3.0 Master that the AGP3.0 signaling and protocol are supported.

The **DBI\_HI** and **DBI\_LO** signals are source synchronous signals.




Figure 3-1: AGP3.0 Logical Diagram

Table 30 lists the various signals of the AGP3.0 interface and identifies the clock domain to which each signal belongs. Signals identified with a double asterisk (\*\*) specification have inverted their signaling

relationship from that of AGP2.0 (e.g. the **SBA** bits are now **SBA**#, indicating that a logic 1 is signaled as a low voltage on the interconnect).

Table 30: AGP3.0 Signals and Associated Clock Domains

Signal Name	Clock Domain										
	Source Synchronous	Common Clock	Asynchronous	USB							
**SBA#[7::0]	✓										
**RBF		✓									
**WBF		✓									
ST[2::0]		✓									
AD_STBF[1::0]	✓										
AD_STBS[1::0]	✓										
SB_STBF	✓										
SB_STBS	✓										
CLK		✓									
USB+				✓							
USB-				<b>✓</b>							
OVRCNT#				<b>✓</b>							
PME#			✓								
TYPEDET#			✓								
GC_DET#			✓								
MB_DET#			✓								
**FRAME		✓									
**IRDY		✓									
**TRDY		✓									
**STOP		✓									
**DEVSEL		✓									
**PERR		✓									
**SERR		✓									
**REQ		✓									
**GNT		✓									
RST#			✓								
AD[31::0]	✓	✓									
**C#/BE[3::0]	✓	✓									
PAR		✓									
INTA#, INTB#			✓								
Vrefcg, Vrefgc			✓								
DBI_HI, DBI_LO	✓	✓									

Signals marked as either Common Clock or Source Synchronous in Table 30 are capable of supporting 533 MT/s interface using a 800 mV swing referenced to ground and a 350 mV input reference voltage.<sup>14</sup>

<sup>&</sup>lt;sup>14</sup> CLK is the single exception, as it is only a 66MHz signal clock. Its electrical characteristics remain unchanged from the AGP interface specification.

Collectively these signals are referred to as AGP3.0 signals because they share this same signaling scheme. The remainder of this chapter is concerned primarily with this set of signals.



In many cases, AGP3.0 signals have been defined as logically inverted from those of the AGP2.0 Interface specification. This has been done to minimize power consumption, especially in the quiescent state of the interconnect. This is more fully described in Section 2.1.

Further, note that the weak pull-up or pull-down resistance that is required for AGP2.0 signals must not be present on the AGP3.0 channel or motherboard. Therefore, these resistances must be integrated into the core logic device and electrically removed during AGP3.0 operation.

Electrically, **GC\_DET#** is defined identically to the AGP **TYPEDET#** signal, a static signal either left floating or pulled to ground by the AGP3.0 capable add-in card. The **MB\_DET#** signal also is electrically similar to **TYPEDET#**, however, it is either left floating or pulled to ground by the AGP3.0-capable motherboard. **GC\_DET#** and **MB\_DET#** are used to establish whether or not the channel is to be operated in AGP3.0 or AGP2.0, 1.5V configuration. If **TYPEDET#** is open, the graphics card is indicating that its capability is limited to AGP3.3V.

The **Vrefcg** connector pin is supplied by the motherboard (or core-logic) to provide AGP2.0 Vref or AGP3.0 Vref to the graphics card based on the configuration detected. Likewise, the **Vrefgc** pin is supplied by the Graphics Card to provide AGP2.0 or AGP3.0 Vref to the motherboard based on the configuration detected. The connector signals **TYPEDET#**, **GC\_DET#**, and **MB\_DET#** are used to establish the channel's configuration. Refer to section "3.4.1.2) Vref Generation" for more detail.

**INTA#**, **INTB#**, and **PME#** are all 3.3 V "open drain" signals driven by the AGP Master, referenced to the VCC3.3 power supply. These signals' output buffers either need to be 3.3 V tolerant, or a solution external to the component needs to be provided so that acceptable levels are maintained at the interface.

**CLK** and **RST#** are also 3.3 V signals that may require that special controller input circuitry or dividers be provided to prevent over-voltage or signal distortion at the pin.

**USB** signals are provided to support a Universal Serial Bus; the reader is directed to the USB specification for further details.

### 3.2 Transfer Mode Operations

A description of the principal in-band operating modes for AGP3.0 (the so-called "common clock" and "source synchronous" transfer modes) is provided in the following section. Functional characteristics of the AGP3.0 Transfer Modes are quite similar to those of AGP2.0 with all modifications guided by the need to support the 8x data transfer rate of AGP3.0's source synchronous mode.

#### 3.2.1 AGP3.0 Common Clock Transfer Mode Operation

All timings for common clock signals are referenced to a single 66 MHz clock. This clock is required to be common between the two agents at each end of the AGP3.0 channel. This clock may or may not be synchronous to some other clock in the system (e.g. the FSB clock). If there is more than one AGP3.0 segment within the system, it must be assumed that different base clocks have been used by each of the segments.

Figure 3-2 highlights timing relationships for the common clock mode. These relationships are unchanged from that of the AGP interface specification.




Figure 3-2: Common Clock Transfer Timings

### 3.2.2 Source Synchronous Transfer Mode Operation

The source synchronous transfer mode operation provides a mechanism for multiplying the data transfer rate of the **AD[31:0]** data bus signals relative to the common (base) clock frequency. In this mode, 32 bytes of data are transferred during a time equal to a single common clock cycle.

As in AGP2.0, the source synchronous clock mode is implemented as a timing layer *below* the baseline protocol's flow control mechanisms. This timing layer, referred to below as the *inner loop*, specifies timing relationships for the reliable transfer of data from the output latches at the transmitting device to the input latches at the receiving device.

The logical protocol mechanisms operate above this layer, in the so-called *outer loop*, to control the actual transfer of data between the data queues.

A simple model showing these various time domains is shown in Figure 3-3:




Figure 3-3: Source Synchronous Mode Time Domain

As previously indicated, the outer loops of both devices operate from a common clock, with all outer loop controls specified relative to this clock. The inner loop timings use additional source synchronous strobe timing signals employed to realize the high data transfer rates.

Source timed strobes -- where the device supplying the data also sources timing signals for use by the receiver -- are used to null out data transport delays at the receiver. The AGP3.0 specification requires that a pair of AD\_STBF/AD\_STBS strobes be supplied for each group of 16 data bits. These source synchronous strobes are to be centered within the output data's valid window, and used by the receiver to directly capture data at the interface. With source synchronous signaling, the limiting parameter is no longer the *absolute* time delay between transmitter and receiver, but is rather the delay *matching* between the strobes and the data bits. Note that strobe usage is different than AGP2.0 (strobe usage is covered in the section on Transmit to Receive Inner Loop).

The timing dependencies between the inner and outer loops are defined by a precise relationship between the strobes and the common clock. This relationship allows for a *deterministic* transfer of data between the inner and outer loops, where these timing dependencies are specified in such a way as to allow implementation flexibility at the receiver. Tradeoffs may be made between the latency through the inner loop, implementation technology, and/or design complexity.

This timing model contains four different time domains, to be detailed in the following sections:

- Transmit/Receive Outer Loop
- Transmit to Receive Inner loop
- Receive Inner to Outer Loop
- Transmit Outer to Inner Loop

#### 3.2.2.1 Transmit/Receive Outer Loop

The outer loop between the AGP3.0 devices uses the common clock as its fundamental timing source. These timings allow for bi-directional control of information transfer between the transmitter and receiver.

The signals in this timing group are the same as those for AGP2.0 and have the timing relationships defined for common clock signals as listed in Section 3.3.1. The signal electricals, however, are as

defined in this specification -- logically inverted from that of AGP2.0 with different  $V_{OH}$  and  $V_{OL}$  characteristics, etc.

#### 3.2.2.2 Transmit to Receive Inner Loop

Transfer of source synchronous data between transmit and receive inner loop circuits is accomplished using a strobe pair (AD\_STBF/AD\_STBS) that is sent from the transmitter to the receiver.

For AGP3.0, the rising edges of both AD\_STBF and AD\_STBS are used to transfer data, with the first data transfer corresponding to the first rising edge of AD\_STBF, and the second data transfer corresponding to the first rising edge of AD\_STBS.

Note that in many diagrams that follow, the falling edge of one strobe will be shown as coincident with the rising edge of the other. This relationship is only coincidental and not to be counted on in design implementations; strobes should not be used in a differential manner (i.e., do not base data transfer on the crossover point of AD\_STBF and AD\_STBS).

As with AGP2.0, transmit strobe edges are to be positioned near the center of the minimum data valid window, to provide the receiver the greatest possible input data sampling window for the widest range of system timing skew cases. The AGP3.0 interface specification provides both a minimum data valid time *before* the strobe edge ( $T_{DVb}$ ), as well as a minimum data valid time *after* the strobe edge ( $T_{DVa}$ ). These transmit strobe/data timings are shown in Figure 3-4.





Figure 3-4: Transmit Strobe/Data Timing for 8X Source Synchronous Timing

The receive **AD\_STBF/AD\_STBS** strobe inputs are directly used to latch data into the receiving device <u>based on their rising edges</u>. Therefore, a minimum setup ( $t_{RX\_SU}$ ) and hold time ( $t_{RX\_H}$ ), relative to the strobe, is required at the receiver, as shown in the following diagram:






Figure 3-5: Receive Strobe/Data Timings for 8X Source Synchronous Timing

#### 3.2.2.3 Receive Inner to Outer Loop:

The most complex set of timings are those that address the receiver inner to outer loop relationships. To better understand these timings, a model of the inner to outer loop transfer interface is required. For the following discussion, refer to the receiver transfer diagram shown Figure 3-6.<sup>15</sup> In the case of the **AD** interface (after the fourth <u>rising</u> edge of the receiver **AD\_STBS** strobe), eight DWords of valid data are available to the target core. Data is then transferred from the inner loop to the outer loop based on the common clock. In many respects, the challenge is to define a circuit to reliably affect this transfer for all system conditions.

Figure 3-5 depicts the possible minimum and maximum **AD\_STBF/AD\_STBS** relationships at the receiver in the 8X mode. When two consecutive data transfers occur, the first of these is described as occurring in T1. In the minimum [**AD\_STBF/AD\_STBS**] strobe delay, all eight rising strobe edges are guaranteed to occur during T1. For the maximum strobe delay, however, there can be a variable number (less than four) of rising edges for the **AD\_STBF** and **AD\_STBS** strobes that cross the common clock boundary.




Figure 3-6: Minimum and Maximum Inner to Outer Loop Receive Timings

<sup>&</sup>lt;sup>15</sup> Note that the diagram shows only the AD\_STBS waveform. References that appear to be to the <u>falling</u> edge of AD\_STBS are actually to the rising edge of AD\_STBF. As previously noted, the strobes are not to be used differentially.

Due to this uncertainty window as to when the first edge of AD\_STBF will be sent, the earliest *safe* receiver transfer point from the inner to the outer loops occurs at the end of T2. The minimum specification scenario implies that a second set of AD\_STBF/AD\_STBS strobes occurs in T2, when a second set of eight DWords of data is being transferred.

Therefore, to prevent data from being overwritten before the safe transfer point, at least eight stages of latches, <u>for each strobe</u>, must exist in the receiver inner loop input circuitry (i.e., at least two common clock periods of data must be buffered).

The latched data will be transferred to the outer loop into an edge-triggered latch driven by the common clock. The inner loop latched data must be guaranteed to remain stable at the point of transfer, (i.e., on the rising edge of the common clock).

The minimum setup specification on the receive  $AD\_STBS$  to clock  $(T_{RS8su})$  exists to ensure that data from the output of an inner loop latch has a defined setup time to the input of the outer loop's latch. Figure 3-6 highlighted  $T_{RS8su}$  (Figure 3-4highlights the transmit side equivalent,  $T_{TS8r}$ ). Likewise, the minimum hold spec on the  $AD\_STBF/AD\_STBS$   $(T_{RS8h})$  exists to ensure that data from the output of an inner loop latch has a defined hold time relative to the input of the outer loop's latch.

As with AGP2.0, the receive **AD\_STBF/AD\_STBS** strobe specification values were chosen to allow most implementations to transfer data at the *earliest* safe point, or at the end of T2. However, the *actual* transfer point is not specified, only the earliest viable point. An implementation may elect to increase the effective setup time through additional buffering of the inner loop.

#### 3.2.2.4 Transmit Outer to Inner Loop

This section addresses the timing relationship between the outer loop (common clock) and inner loop (8X source synchronous) at the transmitter.

These timings are required to create a deterministic relationship between the inner loop data transfer and the associated outer loop flow control events (i.e., **FRAME**, **TRDY**). These AGP3.0 timing relationships are very similar to those of AGP2.0.<sup>16</sup>

As with AGP2.0, to guarantee a deterministic relationship between the inner loop data transfer and the corresponding outer loop flow control within the 8X mode, the first  $AD\_STBF$  rising edge is required to occur within the T1 clock period, as seen at the receiver. Proper timings are managed by a <u>minimum</u> specification from the common clock to first  $AD\_STBF$  rising edge ( $T_{TSf}$ ) and a <u>maximum</u> specification for the last  $AD\_STBS$  rising edge ( $T_{TS8f}$ ).

 $<sup>^{16}</sup>$  AGP2.0 defines a parameter termed  $t_{TS4R}$  that logically equates to  $t_{TS8R}$  for AGP3.0.




Figure 3-7: Composite Receive Timing for 8X

### 3.2.3 Sideband Strobe Synchronization

Data transfer on the **S**ideband **A**ddress **P**ort (**SBA**) is similar to that for the **AD** port. However, there are differences that must be managed (such as proper synchronization of the port). Protocol rules for managing the **SBA** port are unchanged from those of AGP2.0; logical extension for such things as the number of AGP3.0 NOP commands prior to stopping the sideband strobes, restart synchronization, etc., is to be expected.

Also noted earlier is that the SBA port is logically inverted for AGP3.0 with regard to AGP2.0.

# 3.3 Timing Definitions

### 3.3.1 Common Clock Operations

During common clock operations, the signal timing specifications are based purely on their relationship to the base clock operating at a frequency of 66 MHz. In other words, the signal at the receiver must satisfy the receiver latches' setup and hold times with regard to the common clock.

In most instances, the interconnect distance between two bus agents will be relatively long, and in such cases, the critical speed path is setup time limited and is defined by the following expression:

$$T_{CYC} > T_{VAL(max)} + T_{FLT(max)} + T_{SU} + T_{SKEW}$$

Equation 1

where  $T_{CYC}$  is a single common clock period and  $T_{VAL}$ ,  $T_{FLT}$ ,  $T_{SU}$ , and  $T_{SKEW}$  are as defined in Table 31 below. If a very short bus connects the driver and receiver, it is then necessary to make sure that there is not a hold time violation where the timing relationship, which must be met, is the following:

$$T_{VAL(min)} + T_{FLT(min)} - T_{SKEW} > T_{H}$$

**Equation 2** 

where  $T_{VAL}$  is the sum of the skews between an agent's input clock, the clock on the driver's output latch, and finally through the output driver.  $T_{VAL}$  is composed of the following components:

- Input delay from the system clock through the package ball/pin/pad onto the die
- Clock skew in the internal clock distribution tree
- Clock phase error (for PLL operation only)
- Clock jitter (for PLL operation only)
- Data rise/fall time delay

 $T_{\mathsf{SKEW}}$  is the sum of all sources of skew between the two agents and includes the following components:

- Clock jitter difference between the separate outputs on the clock generator
- Clock skew between separate outputs on the clock generator
- Trace skew for the two clock traces to the agents due to length or impedance mismatches and crosstalk
- Skew from input loading differences between the two agents

For common clock operations, the sum of the factors affecting clock skew can easily be kept to less than 10% of the total timing budget of 15.0 ns. Table 31 lists the common clock timing budget.

Symbol	Parameter	Min	Max	Units
$T_{CYC}$	CLK Cycle time	15	30	ns
$T_Skew$	CLK Skew between AGP3.0 devices	-	1.0	ns
$T_{Val}$	CLK to command valid	1.0	5.5	ns
$T_{Flt}$	Flight time to load	0	2.5	ns
T <sub>SU</sub>	Setup to CLK	6.0		ns
T <sub>H</sub>	Hold from CLK	0		ns

**Table 31: Common Clock Timing Budget** 

### 3.3.2 Source Synchronous Operation

In source synchronous operation, the signal timing relationships are defined in two parts: first and foremost is the "inner loop" timing requirements that must be met. Within this loop, common clock parameters such as buffer  $T_{VAL}$  and flight time are mostly cancelled out by the source synchronous methodology. The timing specifications of primary concern are those affecting the matching of data to strobes. These include the following effects:

- ISI<sup>17</sup> due to imperfect impedance matching resulting from tolerances on package, board trace, connector, driver and receiver impedances
- Rising/falling edge delay matching
- Vref uncertainty
- Core circuitry noise effects (i.e., clock jitter)
- Package pad-to-pin length variation
- Skew between the data and strobe signals on the motherboard and graphics card (due to trace length mismatch and coupling effects, as well as RPD<sup>18</sup> at the connector)
- Skew between the data and strobe signals on the sending chip (including package SSO<sup>19</sup> and RPD effects)
- Skew between the data and strobe signals on the receiving chip (input capacitance mismatches and timing path mismatches)
- Guard band and other allowances for testing

Source synchronous operation implies the placement of the strobe in "quadrature" with respect to the data. Therefore, the sum of silicon and interconnect skews plus the time required to meet the setup or hold times at the receiver latch must be less than ½ bit time. At 8X speeds this is 937.5 pS. For AGP3.0, the quantitative effects of the interconnect have been evaluated for worst-case parametric variations and are incorporated in the timing skew budget.

The skew of the data relative to the associated strobe is only visible as the specs  $T_{DVb}$  and  $T_{Dva}$ .

The following timing relationships must be met for source synchronous timing:

$$T_{INTC\_SUS} + T_{RX\_SU} \le T_{DVb}$$
 Equation 3

$$T_{INTC HS} + T_{RX H} \le T_{DVb}$$
 Equation 4

Definitions for the 8X timings are provided in Table 32. (AGP3.0 4X speeds are the same as for AGP2.0 4X mode – see table 42.) Note that the interconnect skew targets listed are "pad-to-pad," covering the AGP3.0 channel from the transmitter pad to the receiver pad.

**Table 32: Source Synchronous Skew Timing Budget** 

Symbol	Setup	Hold	Description
Budget	937.5	937.5	Source synchronous setup/hold skew budget
$T_DVb$	527.5		Total setup data valid at the driver/transmitter pins in ps
$T_DVa$		477.5	Total hold data valid at the driver/transmitter pins in ps
T <sub>RX_SU</sub>	85		Total setup at the receiver in ps
T <sub>RX_H</sub>		210	Total hold at the receiver in ps
T <sub>INTC_SUS</sub>	442.5		Total interconnect setup skew from pad to pad in ps
T <sub>INTC_HS</sub>		267.5	Total interconnect hold skew from pad to pad in ps

<sup>&</sup>lt;sup>17</sup> Inter-Symbol Interference: This includes the effects of impedance mismatches and coupling on a sequence of edge transitions.

<sup>&</sup>lt;sup>18</sup> Return Path Discontinuity

<sup>&</sup>lt;sup>19</sup> Simultaneous Switching Outputs

The **AGP3.0 Design Guide** provides an example distribution of first and second order timing budget effects impacting signal skew.

The previous discussion is directed at inner loop timings. Timing specifications between the inner and outer loops must also be closely managed. Specifically, the system must be designed to ensure that data sent in conjunction with T1 is available for capture, in the common (base) clock domain, at the end of T2. This imposes constraints on such design parameters as flight time, and buffer output delays, as well as clock skew. All of the clock skew parameters of both common clock mode and source synchronous mode must be analyzed and controlled to ensure safe data transfer between the clock domains.

## 3.4 Interface Signaling

AGP3.0 specifies two basic signal types, generally referred to as AGP3.0 signals; these are the source synchronous signals for data transfer and common clock signals for arbitration and control. There is a third type of signal (termed "asynchronous") that is bound to no particular (AGP3.0) clock domain whatsoever and deals solely with out-of-band communications.

### 3.4.1 AGP3.0 Signaling Details

#### 3.4.1.1 Signaling Levels

AGP3.0 specifies a 0.8 V voltage swing, end terminated, and referenced to  $V_{SS}$ , as opposed to AGP2.0, which specified a rail-to-rail 1.5 V series terminated voltage swing.

This change permits a higher data rate and a common signaling voltage, which can be realized for multiple-generations of silicon technology. Figure 3-8 shows the relationship between the  $V_{DDQ}$  and  $V_{SS}$  rails and the corresponding output voltage swing.




Figure 3-8: AGP3.0 Voltage Swing

Simulations determined that the best termination value  $R_{TT}$  is 50  $\Omega$ . If the driver pull-down also serves as the termination, the N-channel device of the driver  $R_{ON\_N}$  should be set to this same value. The series combination of the receiver's termination  $R_{TT}$  and the driver's p-channel device  $R_{ON\_P}$  determines the voltage swing for a positive transition  $V_{OH}$ , the relationship that is shown in Figure 3-9. For a nominal  $V_{DDQ}$  of 1.5 volts and a target signal swing ( $V_{SWING}$ ) of 0.8 volts, this puts  $R_{ON\_P}$  at 43.75  $\Omega$  nominal.

The target  $V_{SWING}$  level is 0.8 volts for a nominal  $V_{DDQ}$  of 1.5 volts. The actual  $V_{SWING}$  target is proportionally dependent on the actual  $V_{DDQ}$ . This level is obtained by the proper sizing of the driver

pull-up device against a standard load device of 50  $\Omega$ . The method of setting the driver pull-up to the proper resistance value is implementation specific and is not covered in this specification.




Figure 3-9: Determination of Device RON Values

#### 3.4.1.2 Vref Generation

As opposed to AGP2.0, Vref for AGP3.0 is highly recommended to be locally generated. This includes both the motherboard and graphics card. The Vref signal should be implemented with 1% tolerance resistance values from  $V_{DDQ}$ , and must be maintained within tolerance while sinking as much as 50  $\mu$ A of leakage current. Vref is 350 mV for a nominal  $V_{DDQ}$  and varies proportionally to the actual value of  $V_{DDQ}$ . The generated Vref needs to be properly decoupled to ground at the receiver to manage switching currents; decoupling elements must be as close to the receiver's interface as possible. There must be less than  $\pm 15$  mV of coupling to the Vref signals (at the receiver pin) from adjacent signal lines. Specific decoupling methods are platform dependent, and therefore, not specified. For more information on AGP3.0 Vref generation see the **AGP3.0 Design Guide**.

AGP3.0 does not define a new set of connector pins for passing along the AGP3.0 Vref data. Instead, the **Vrefcg** connector pin is supplied by the motherboard (or core-logic) to provide AGP2.0 Vref or AGP3.0 Vref to the graphics card based on the configuration detected. Likewise, the **Vrefgc** pin is supplied by the Graphics Card to provide AGP2.0 or AGP3.0 Vref to the motherboard based on the configuration detected. The connector signals **TYPEDET#**, **GC\_DET#**, and **MB\_DET#** are used to establish the channel's configuration. The rules governing configuration determination are described in Table 17.

#### 3.4.1.3 Driving the Interface to a High Level

When the AGP3.0 interconnect is being driven to a high value the pull-up of the driver is enabled while its pull-down is disabled (see Figure 3-10).

Rev. 1.0




Figure 3-10: Driving the Interface High

#### 3.4.1.4 Driving the Interface to a Low Level

The AGP3.0 interface has the same make-up in its default (or quiescent) state as when the driver is driving the interface low. In this case the pull-down of the driver is enabled while its pull-up is disabled (see Figure 3-11).




Figure 3-11: A Quiescent Interface or Being Driven Low

# 3.4.2 Signaling Details for Non-AGP3.0 Signals

The "asynchronous" signals are signals that are not bound to the AGP3.0 clocking scheme and provide some level of out-of-band communication. They are used to support the Universal Serial Bus, interrupts, power management, and such basics as reset. Several signals within this grouping present special concerns for the component and system designer. Although briefly described in this section, requirements for these signals have not changed from AGP2.0.

The (common) clock signal is also included here, since its requirements also have not changed from that of AGP2.0.

**USB** signals are provided to support a Universal Serial Bus. Design considerations must be made according to the requirements set forth by the USB specification. Interposing traces for USB need to be designed to 45  $\Omega$  ±15% to match the impedance of the USB drivers and cable to preserve signal integrity.

Care must be taken to avoid coupling to any high frequency signals that might cause EMI radiation problems when a cable is attached. Associated power lines should be properly bypassed to decouple noise.

**INTA#**, **INTB#**, and **PME#** are all 3.3 V open drain signals driven by the AGP Master, referenced to the VCC3.3 power supply. These interrupt and power management signals subsequently may be interfaced to +5 V PCI devices on the motherboard. It is a requirement of the motherboard designer to properly interface the AGP interrupts to the PCI bus. This can be done in several ways. One option is to pull up the PCI interrupts to 3.3 V only, allowing the AGP interrupts to connect directly to the PCI interrupts. Alternatively, the AGP interrupts can be buffered to the PCI bus, thus isolating the 5V environment from the AGP interconnect.

**CLK** and **RST#** are also 3.3 V signals which may require that special controller input circuitry be supplied, or dividers provided in the receiver or on the platform, to prevent over-voltage or signal distortion at the pin.

# 3.5 System Topologies and Specifications

As with AGP2.0, the AGP3.0 interface is a logical point-to-point<sup>20</sup> network. The AC timings and electrical loading on the AGP3.0 interface are optimized for one active host component on the motherboard and one active AGP3.0 agent. More than two physical connections to the interconnect are not recommended since there is little timing margin for the added load, stubs and other signaling discontinuities. If the interconnect is comprised of more than two loads and/or branching in the topology, it is the system designer's responsibility to ensure compliance to this interface specification.

Interconnect and package requirements are explicitly called out in subsequent sections of this specification for the topologies listed later. This specification takes into consideration many concerns including different design cost constraints. For example, lower cost solutions can choose to utilize microstrip interconnect technology over symmetric stripline.

### 3.5.1 Universal AGP3.0 Topologies

The "Universal" topology (Universal AGP3.0) anticipates a host component that resides directly on the motherboard or that is possibly connected through an AGP connector to an AGP2.0, AGP3.0 or Universal AGP3.0 device.

Associated transmission line routing must meet both AGP2.0 and Universal AGP3.0 routing rules. Routing for AGP3.0 also supports AGP2.0, except that AGP3.0 can support longer stripline trace lengths. AGP3.0 interconnects must be referenced to ground to preserve noise margin. Universal topologies are limited to source synchronous interconnects with a flight time of 2.1 ns. It is expected that most early AGP3.0 designs will target the Universal AGP3.0 topology requirements.

Section 3.5.6 outlines the motherboard and add-in card interoperability options for Universal AGP3.0, AGP3.0, and AGP2.0. For all of the topologies the V<sub>DDQ</sub> signal is required to be 1.5 V.

<sup>&</sup>lt;sup>20</sup> This means that active communication can only occur between two AGP3.0 agents that reside on the interface, where one agent is referred to as the AGP3.0 target and the other the AGP3.0 Master. The simplest implementation is to have only two devices attached to the bus. The specification does not preclude attaching more than two devices to the interface as long as there is only one active master and one active target. Any other device must not respond to or interfere with the interface operation. More than two devices are not recommended. When more than two devices are attached to the interface, the system designer is responsible to ensure that all requirements of this interface specification are met; since the component and/or add-in card designer has no control on how the devices are used.

### 3.5.2 Other Topologies

It is possible to design a system with master and target devices both "down" on the motherboard, without an intervening connector. Also, custom systems with a connector other than the standard AGP connector can be built. Both of these cases can benefit from these specifications, however this specification is not meant to cover or constrain either of these configurations.

### 3.5.3 System Level Definitions


#### 3.5.3.1 Interconnect Layout Definitions

Interconnect layout strongly influences its effective impedance; "effective impedance" incorporates all coupling effects including crosstalk. Furthermore, the sensitivity of effective impedance to simultaneous switching (its magnitude and direction) of nearby AGP3.0 traces is greatly influenced by the relationship of these traces to their coupled power and ground/reference planes.

Minimum and/or maximum "Effective Impedance" represents worst (corner) impedance cases generated under corner conditions for all parameters that influence impedance such us: effective dielectric constant (e<sub>r</sub>), maximum/minimum stackup tolerances, even/odd switching modes etc.

AGP3.0 requires that the traces be strongly coupled to ground. Stripline<sup>21</sup> and microstrip styled board implementations are shown in the figures that follow. Space and height definitions for Table 33 and Table 34 are shown in Figure 3-12.

<sup>&</sup>lt;sup>21</sup> Symmetric stripline is defined as H = H'.






Figure 3-12: Spacing to Height Definitions for Stripline and Microstrip Implementations

#### 3.5.3.2 System (Common) Clock Skew

The maximum allowable, <u>total</u> common clock skew is 1.0 ns. This value includes skew and jitter, which originates on the motherboard and clock synthesizer, and represents the amount of skew observed between the clock inputs to the transmitter's output latches and those of the AGP3.0 Master and target receiver's input latches. Clock skew must be evaluated not only at a single threshold voltage, but at all points on the clock edge that fall within the switching range of the rising edge of the common clock as shown in Figure 3-13<sup>22</sup>.

The total skew is allocated such that 0.1 ns originates from the add-in card routing, and 0.9 ns originates from the motherboard routing and clock synthesizer. The motherboard designer shall determine how the 0.9 ns value is allocated between the board and the synthesizer. To correctly evaluate clock skew, the system designer must take into account clock distribution on the add-in board as specified in the following section.

Common clock skew is measured between the pins of the two AGP3.0 devices at the rising clock edge only; duty cycle is independent of the AGP3.0 interface design, and no specification exists regarding the falling edge of clock.

<sup>&</sup>lt;sup>22</sup> The system designer may need to address an additional source of clock skew. This clock skew component occurs between two devices that have clock input trip points at opposite ends of the V<sub>il</sub> - V<sub>ih</sub> range. In certain circumstances, this can add to the clock skew measurement as described. Nevertheless, in all cases, actual total clock skew must be limited to the specified number.




Figure 3-13: Clock Skew Diagram



For systems that employ SSC (spread spectrum clocking), the additional clock skew from the different tracking speeds of the component's PLL must be accounted for in skew calculations.

#### 3.5.3.3 External Pull-ups/Pull-downs

AGP3.0 signals do not require external resistor pull-ups or pull-downs on the motherboard, since the internal terminations serve this purpose during normal operation. The AGP3.0 devices must ensure that the electrical interface is in its de-asserted state during reset (see section 3.5.7). The asynchronous signals (see section 3.4.2) may require pull-up resistors as dictated by a particular platform design.

Universal platforms that support AGP2.0 and earlier modes need to provide pull-ups and pull-downs as required by the AGP2.0 spec. These sustainers must be integrated into the AGP target device to avoid the stubs and vias associated with external resistor sustainers.

### 3.5.4 Motherboard Level Specification

#### 3.5.4.1 Topology

The AC timings and electrical loading specified for the AGP3.0 interface are optimized for one host component on the motherboard and one I/O component on an add-in adapter card. In the material that follows, the AGP3.0-WS (workstation) topologies listed here consider symmetric stripline interconnect only. AGP3.0-DT (desktop) topologies listed here consider microstrip interconnect only. The WS and DT designations indicate the likely usage of these topologies, but are not meant to constrain them to these system types. Further variations can be conceived based on anticipated cost considerations associated with different platform implementations.

#### 3.5.4.2 System Timing Budget

Timing budget issues for the entire channel have already been addressed in the previous sections. Further details on requirements for the motherboard portion of the channel are addressed in what follows:

Table 33 Motherboard Interconnect Requirements<sup>1</sup>

Parameter	AGP3.0-	DT	AGP3.0	AGP3.0-WS		Notes
	Min	Max	Min	Max		
Source Synchronous Signals		I	L		I	I
Interconnect Length - Stripline			2.0	7.0	inches	2
Interconnect Length - Microstrip	2.0	6.00			inches	2
Interconnect Mismatch – strobe-to- strobe		5		5	mils	3
Interconnect Mismatch – strobe-to- data		25		25	mils	3
Trace Characteristic Impedance (Stripline)			50	62	Ω	11
Trace Characteristic Impedance (Microstrip)	54	66			Ω	11
Trace Effective Impedance	48	70	48	70	Ω	7
Data-to-Data Spacing	4/1		4/1		S/H	4
Strobe-to-Strobe Spacing	5/1		4/1		S/H	4
Strobe-to-Data Spacing	5/1		4/1		S/H	4
Interconnect Setup Skew		432		432	ps	5
Interconnect Hold Skew		257		257	ps	5
Trace-to-Connector fan-in/fan-out		200		200	mils	10
Pin-to-Trace Breakout		500		500	mils	12
	С	ommon Clock	Signals		<u>'</u>	•
Signal Propagation Delay		1.65		1.65	ns	6
Common Clock Skew		900		900	ps	8
	<u> </u>	Package Ty	/pes	II.	I	1
Package Types	FCBGA o	r OLGA	FCBGA or OLGA			9
Package Trace Characteristic Impedance	48	64	48	64	Ω	

### **■ NOTES**

- 1. All interconnects must be ground referenced.
- 2. Worst-case interconnect skews listed in this table are based on simulations that take into account likely layout topologies and a wide range of interconnect. Listed trace lengths include pin-to-trace breakout and trace-to-connector fan-in/-out.
- 3. This mismatch budget applies to the combined trace lengths of the package <u>and</u> board signals. Further, note that the set of 16 data signals and the corresponding strobes, etc. must be routed on the same PCB layer(s).
- 4. Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane. Definitions for microstrip and stripline traces are described in section 3.5.3.1.
- 5. Sum of all interconnect skew contributors, including crosstalk, interconnect mismatch, etc., across the entire channel (including package and connector).

- 6. Propagation delay must account for all contributors up to the connector pins.
- 7. Effective impedance incorporates all coupling effects including crosstalk as it is explained in section 3.5.3.1.
- 8. This represents the contribution to skew on the motherboard and includes <u>all</u> causes, not just interconnect.
- 9. Package information is added here for simple reference. Flip-chip packaging is highly recommended. For further details, consult section 3.7 on package types in this chapter.
- 10. This is the fan-in and fan-out length that does not follow the normal trace separation requirements in the connector area on the motherboard and the edge fingers of the graphics card.
- 11. Characteristic impedance is defined by trace/stackup geometry, electrical characteristic of PCB materials and their tolerances.
- 12. Pin-to-trace breakout length should be as short as possible to minimize negative effects of reduced trace separation.

### 3.5.5 Add-in Card Specifications

Table 34 outlines requirements specific to the add-in card interconnect.

Table 34: Add-in Card Interconnect Requirements<sup>1</sup>

Parameter	AGP3.0-DT		AGP3.0-WS		Units	Notes
	Min	Max	Min	Max		
Source Synchronous Signals						
Interconnect Length - Stripline/Microstrip	1.0	1.5	1.0	1.5	inches	1, 2, 3,11
Interconnect Mismatch – strobe-to- strobe		5		5	mils	4
Interconnect Mismatch – strobe-to- data		25		25	mils	4
Trace Characteristic Impedance (Stripline)	50	62	50	62	Ω	10
Trace Characteristic Impedance (Microstrip)	54	66	54	66	Ω	10
Trace Effective Impedance	48	70	48	70	Ω	7
Data-to-Data Spacing	4/1		4/1		S/H	5
Strobe-to-Strobe Spacing	5/1		4/1		S/H	5
Strobe-to-Data Spacing	5/1		4/1		S/H	5
Pin-to-Trace Breakout		300		300	mils	11
Common Clock Signals	•	1	•	•	•	•
Signal Propagation Delay		0.7		0.7	ns	6
Common Clock Skew		100		100	ps	8
Package Types	1	L	1	1	L	1
Package Types	FCBGA,	OLGA or BGA	FCBGA	or OLGA		9
Package Trace Characteristic Impedance	48	64	48	64	Ω	

#### **MOTES**

- 1. All interconnects must be ground referenced.
- 2. Worst-case interconnect skews listed in this table are based on simulations that take into account realizable layout topologies and a wide range of interconnect. Trace lengths include pin-to-trace breakout and trace-to-connector fan-in/-out.
- 3. Add-in-Card may use stripline or microstrip routing. The routing must be strongly ground referenced.
- 4. This mismatch budget applies to the combined trace lengths of the package <u>and</u> board signals. Further, note that the set of 16 data signals and the corresponding strobes, etc. must be routed on the same PCB layer(s).
- 5. Parameter refers to the Space-to-Height ratio of spacing of trace to dielectric thickness. This requirement must be met to minimize impact of all coupling effects, including crosstalk. Definitions for microstrip and stripline traces are provided in the section 3.5.3.1.
- 6. Propagation delay must account for all such delays up to edge fingers.
- 7. Effective impedance incorporates all coupling effects including crosstalk as it is explained in section 3.5.3.1.
- 8. This represents the contribution to skew on the add-in card and includes <u>all</u> causes, not just interconnect.
- 9. Package information is added here for simple reference. Flip-chip packaging is highly recommended. For further details, consult section 3.7 on package types in this chapter.
- 10. Characteristic impedance is defined by trace/stackup geometry, electrical characteristic of PCB materials and their tolerances.
- 11. It is very important not to surpass the minimum/maximum interconnect length specification. Any optimization which exceeds these specified limits could result in failures. Pin-to-trace breakout length should be as short as possible to minimize negative effects of reduced trace separation.

72

# 3.5.6 Motherboard / Add-in Card Interoperability

Interoperability is required by AGP3.0 implementations. A box with a  $\checkmark$  symbol means the configuration is legal while a grayed out box indicates an illegal configuration and must be excluded either by electrical or mechanical means. Table 35 shows the matrix of compatible motherboard and add-in cards and their operating and signaling voltage.

AGP2.0 Cards AGP3.0 Cards AGP3.0 Universal Motherboard 3.3 1.5 Universal Universal AGP3.0 1.5V AGP3.0 AGP 3.3 ✓ (3.3V) √ (3.3V) ✓ (3.3V) **AGP 1.5** ✓ (1.5V) ✓ (1.5V) ✓ (1.5V) (1) √ (1.5V) AGP Universal ✓ (3.3V) ✓ (1.5V) ✓ (1.5V) ✓ (1.5V) (1) ✓ (1.5V) ✓ (1.5V) ✓ (0.8V) Universal 1.5V AGP3.0 ✓ (1.5V) ✓ (0.8V) ✓ (0.8V) AGP3.0 (2) (2) ✓ (0.8V) ✓ (0.8V) ✓ (0.8V) Universal AGP3.0 ✓ (3.3V) ✓ (1.5V) ✓ (1.5V) ✓ (0.8V) ✓ (0.8V) ✓ (0.8V)

Table 35: Motherboard / Add-in Card Interoperability

Indicates that this combination is precluded by position of key in AGP connector NOTES

- AGP3.0 cards can physically plug into an AGP 1.5V or universal connector but will not function. In these configurations, the mechanical keying on the AGP motherboard connector does not prevent the AGP3.0 graphics card from physically plugging into the motherboard. Since the AGP2.0 motherboard will not look at GC\_DET# to identify an AGP3.0 card, it is the responsibility of the AGP3.0 Card to use the newly defined MB\_DET# pin to detect the non-AGP3.0 motherboard and prevent improper functioning or damage. The Card must be capable of tolerating 1.5V signals from the AGP motherboard. AGP3.0 cards will also need to strap TYPEDET# to indicate 1.5V, otherwise an AGP Universal motherboard may drive 3.3V to the card. Since the AGP3.0 card does not support the signaling mode of the motherboard component, it must not attempt to respond to any cycle (e.g. PCI configuration cycle).
- 2 AGP cards can plug into an AGP3.0-only motherboard but will not be powered and will not function. In these configurations, the mechanical keying on the AGP3.0 motherboard connector does not prevent the AGP2.0 graphics card from plugging into the motherboard. However, the AGP3.0 motherboard will be able to detect the presence of a non-AGP3.0 Card using a newly added signal pin GC\_DET# and use this information to prevent the configuration from functioning improperly. The motherboard must detect that GC\_DET# is not asserted and remove power from V<sub>DDQ</sub> pins.

Interoperability requires that the AGP3.0 devices and boards have a superset of the electrical characteristics of all the signaling levels and transfer rates they support. This includes I/O timings,

buffer drive characteristics, input signal clamping, and board layout requirements. Note that  $V_{DDQ}$  is fixed at 1.5 V for AGP2.0, Universal AGP3.0, and AGP3.0-Only topologies.

In general, the higher transfer rate electrical interface and board requirements are backward compatible to the lower rates for a particular signaling level. The AGP3.0 interface for a core-logic component on a universal motherboard must meet all electrical requirements up to its maximum capable transfer rate.

# 3.5.7 Reset Requirements for AGP3.0 Universal systems

In general, reset requirements have changed very little from those of the AGP interface specification. Specifically, the only changes have been to require proper management for motherboard/add-in card interoperability and (for calibration purposes) to formalize the minimum amount of time that must pass after reset is de-asserted (100 microseconds) before any device can initiate any type of transaction.

AGP3.0-specific system/interface reset requirements are as follows:

- Establish if the interface signaling is to be AGP2.0 or AGP3.0 in universal platforms.
- The signals GC\_DET# and MB\_DET# should be used to make the necessary determination.
   TYPEDET# must also be consistent with these connector signal settings. Decode details are described in Table 17.
- Both the motherboard and add-in card sides need to establish the interface's mode of operation.
- If the interface is to be AGP2.0:
  - The motherboard (or core-logic component) must force Vrefcg to 750 mV.
  - The add-in card (or graphics component) must force **Vrefgc** to 750 mV.
  - The core-logic and graphics components must establish proper drive strengths on their interface upon exiting reset. Interface ownership is as defined for AGP.
- If the interface is to be AGP3.0:
  - The motherboard (or core-logic component) must force Vrefcg to 350 mV.
  - The add-in card (or graphics component) must force **Vrefgc** to 350 mV.
  - The core-logic and graphics components must establish proper drive and terminator strengths on their interface upon exiting reset. Interface ownership is as defined for AGP.

To manage interoperability concerns, the following special cases/steps must be handled.

- When an AGP3.0-only card is plugged into an AGP2.0 slot, it must take the necessary
  precautions to protect its electrical interface from damage. In this configuration, the AGP3.0
  card must not attempt to respond to any cycle initiated by the motherboard component.
- When an AGP2.0 card is plugged into an AGP3.0-only motherboard, the motherboard must remove power from V<sub>DDQ</sub> pins. Further activity on the interface should be suspended.

The drive levels for AGP2.0 and AGP3.0 around **RESET** are given in Table 36 and Table 37. Note that the correct level must be stable well before the end of **RESET**. A Universal AGP3.0 design needs to use the **TYPEDET#**, **GC\_DET#** and **MB\_DET#** to make the necessary determination of the selected signaling. The controllers may not detect these signals properly during the power up sequence, so they must be able to change the signaling on the interface as necessary during **RESET**.

Table 36: AGP Target Signal State During and After RESET

Signal Name	Signal Name AGP3.0 Signaling		Signal Name	Signal Name AGP 2.	
AGP3.0	During Reset	After Reset <sup>1</sup>		AGP2.0	AGP2.0 During Reset
EQ	PD or Term	Term	F	REQ#	REQ# Pull-up
SNT	PD or Term	Drive Low	G	SNT#	SNT# Pull-up
ST[2:0]	PD or Term	Drive Low	ST[2:	0]	0] Pull-up
DEVSEL	PD or Term	Term	DEVSEL	#	# Pull-up
.D[31:0] C#/BE[3:0] PAR	PD or Term	Drive Low or Term	AD[31:0] C/BE[3:0]# PAR		Pull-up
BI_LO	PD or Term	Drive Low or Term	(Not used)		Pull-up (not used)
DSTBF[1:0] DSTBS[1:0]	PD or Term	Term	ADSTB[1:0] ADSTB[1:0]#	<u>!</u>	Pull-up Pull-down
DBI_HI	PD or Term	Drive Low or Term	PIPE#		Pull-up
SBA[7:0]	PD or Term	Term	SBA[7:0]#		Pull-up
SB_STBF SB_STBS	PD or Term	Term	SB_STB SB_STB#		Pull-up Pull-down
FRAME IRDY TRDY STOP	PD or Term	Term	FRAME# IRDY# TRDY# STOP#		Pull-up
RBF WBF	PD or Term	Term	RBF# WBF#		Pull-up
PERR SERR	PD or Term	Term	PERR# SERR#		Pull-up

### **MOTES**

- 1 The values under "After Reset" apply to the idle cycles that follow RESET.
- 2 An AGP2.0 graphics device might not use these pins. They should be pulled up by the core logic, or the inputs should be disabled until it is known that the graphics chip is driving them.
- 3 PD, Pull-down = normal AGP2.0 sustainer pull-down (8KW nominal)
- 4 Pull-up = normal AGP2.0 sustainer pull-up (8KW nominal)
- 5 Term = Termination impedance to ground. This is the standard AGP3.0 termination. A default value must be used prior to the impedance of the terminator being calibrated to guarantee a low logic level.

Table 37: AGP Master Signal State During and After RESET

				1	1 F
Signal Name	AGP3.0	Signaling		Signal Name	Signal Name AGP 2.
AGP3.0	<b>During Reset</b>	After Reset <sup>1</sup>		AGP2.0	AGP2.0 During Reset
EQ	Float	Drive Low	REQ#	ŧ	float
SNT	Float	Term	GNT#		Float (input)
ST[2:0]	Float	Term	ST[2:0]		Float (input)
DEVSEL	Float	Term	DEVSEL#		Float
ND[31:0] C#/BE[3:0] PAR	Float	Term	AD[31:0] C/BE[3:0]# PAR		Float
DBI_LO	Float	Term	(Not used)		Float (not used)
DSTBF[1:0] DSTBS[1:0]	Float	Term	ADSTB[1:0] ADSTB[1:0]#		Float
DBI_HI	Float	Term	PIPE#		Float
SBA[7:0]	Float	Drive Low	SBA[7:0]#		Float
SB_STBF SB_STBS	Float	Drive Low	SB_STB SB_STB#		Float
FRAME IRDY TRDY STOP	Float	Term	FRAME# IRDY# TRDY# STOP#		Float
RBF WBF	Float	Drive Low (Note 2)	RBF# WBF#		Float
PERR SERR	Float	Term	PERR# SERR#		Float

### **◎** NOTE

- 1. The values under "After Reset" apply to the idle cycles that follow RESET.
- 2. The sideband signals are optional for AGP2.0 master devices and RBF and WBF are optional for all AGP masters.
- 3. Drive Low = Driven to AGP3.0 low value, which may be the same as the Termination.
- 4. Drive High = Driven to AGP2.0 high value.
- 5. Term = Termination impedance to ground. This is the standard AGP3.0 termination. A default value must be used prior to the impedance of the terminator being calibrated to guarantee a low logic level.

# 3.6 Component Level Electrical Specifications

This section provides details of the electrical characteristics for the AGP3.0 interface. I/O buffer design technology to meet these requirements will not be addressed as it is beyond the scope of this specification.

# **3.6.1 DC Specs**

The parameters below list the DC requirements for the common clock and source synchronous modes of AGP3.0.

**Units** Symbol Condition Min **Notes Parameter** Max 1.425 1.575 ٧  $V_{DDQ}$ I/O Supply Voltage 0.2333\*Vddq-0.01 0.2333\*Vddq+0.01 V 1  $V_{REF}$ Input reference voltage measured at receiver pad Vref pin input current  $0 < V_{in} < V_{DDQ}$ ±50 μΑ 1  $I_{REF}$  $V_{IH}$ Input High Voltage  $V_{REF} + 0.1$  $V_{DDQ}$ V 1  $V_{IL}$ -0.3 V<sub>REF</sub> - 0.1 V 1 Input Low Voltage  $V_{OH}$ Output High Voltage Standard 50Ω load 0.5333\*Vddq-0.05 0.5333\*Vddq+0.05 V 2 to ground.  $I_{out} = 1500 \, \mu A$  $V_{OL}$ Output Low Voltage 0.05 V  $C_{\mathsf{DIE}}$ Input Die Pad Capacitance 1.0 2.5 рF 3  $V_{OH} = 0.8V$ Ω  $Z_{TERM}$ Terminator Equivalent 45 55 4 Impedance  $Z_{TARG} = 50 \Omega$  $Z_{PU}$ Pull-up Equivalent  $V_{OH} = 0.8V$ 39.3 48.2 Ω 5 Impedance  $Z_{TARG} = 50 \Omega$ 

Table 38: DC Specifications for AGP3.0 Source Synchronous Signaling

### **☐ NOTE**

- 1. AGP3.0 requires differential input receivers to achieve the tight timing tolerances needed for 533MT/s. The nominal value of  $V_{REF}$  is 0.350 V at  $V_{DDQ} = 1.5$  V and tracks  $V_{DDQ}$  proportionally. The given range can be designed using 1% resistors. The value of  $V_{REF}$  is specified to be the center point of the  $V_{IL}/V_{IH}$  range.
- 2.  $V_{oh}$  is expected to be within 50 mV of  $V_{SWING}$  at  $V_{DDQ}$  =1.5 V and will track  $V_{DDQ}$  proportionally. Nominal (targeted)  $V_{oh} = V_{SWING}$ =0.8 V
- 3. Signal quality is significantly impacted by large die capacitance at the receiver pad. Furthermore, to meet signal integrity requirements for 533 MT/s signaling, AGP3.0 devices are required to be in high performance packages modeled with appropriately detailed distributed elements with low overall inductance and capacitance (i.e., flip-chip BGA with 4 or more routing layers).
- 4. The receiver terminator can also be used as the driver pull-down. To improve signal quality and timing margin, the pull-down/terminator impedance should be as close as possible to its

- specified nominal value across the entire range between Vss and  $V_{OH}$  (Refer to Table 45 for complete details).
- 5. The driver pull-up impedance must be adjusted to obtain an output swing within the  $V_{OH}$  specification. More information on driver characteristics can be found in section 3.6.6.1.

### 3.6.2 AC Measurement and Test Conditions

Because of the high-speed nature of the AGP3.0 interface, test measurements must be performed on a tester with highly accurate edge placements ( $\pm 100$ ps or better is recommended). Unless otherwise specified, the reference point for all AC input timing measurements is  $V_{REF}$  and for all AC output timing measurements is  $0.5V_{OH}$  into a standard test load. The model for the test structure is shown in Figure 3-14. Buffer slew rates can be measured using the same setup used for buffer delay determination.




Figure 3-14: AGP3.0 Standard Buffer Test Load

 $R_{TT}$  is set equal to the target buffer impedance (50  $\Omega$  as shown in the previous diagram).




Figure 3-15: . Input Timing Measurement

**Table 39: Measurement and Test Condition Parameters** 

Symbol	Measure Point	Units	Notes
V <sub>clk</sub>	$V_{REF}$	V	1
V <sub>testi</sub>	$V_{REF}$	V	Test level for inputs
V <sub>testo</sub>	0.5V <sub>OH</sub>	V	Test level for outputs
V <sub>th</sub>	V <sub>REF</sub> + 0.200	V	2
Vtl	V <sub>REF</sub> - 0.200	V	2
slew rate max	3.5	V/ns	3
slew rate min	2.0	V/ns	3

## **◯** NOTE

- 1.  $V_{clk}$  is a strobe signal in this example.
- 2. The input timing measurement test is done with at least 0.1 Volts of overdrive greater than  $V_{il}$  and  $V_{ih}$ .
- 3. Outputs will be measured at the die pad and characterized and simulated with the loads shown above. Signal slew rate will be measured between  $V_{tl}$  and  $V_{th}$ .

79

# 3.6.3 AC Timings

AGP3.0 timings are specified through two sets of parameters, one set that defines the AGP3.0 common clock operation (for the outer loop control signals), and the second set that defines source synchronous operation. Table 40 and Table 41 provide a summary of the interface timings for 66 MHz and 533 MT/s AGP3.0 operation. The timings are divided between "common clock" for the arbitration signals and "source synchronous" for data transmission and reception.

Table 40: AGP3.0 AC Timing Parameters, 66 MHz Common Clock


Symbol	Parameter	Min	Max	Units	Notes / Comments
T <sub>Skew</sub>	CLK Skew between AGP3.0 devices	-	1.0	ns	
T <sub>CYC</sub>	CLK Cycle time	15	30	ns	
T <sub>HIGH</sub>	CLK high time	6.0		ns	
T <sub>LOW</sub>	CLK low time	6.0		ns	
T <sub>Val</sub>	CLK to command valid	1.0	5.5	ns	Into std 50 $\Omega$ load to Vss
T <sub>Fit</sub>	Flight time to load	-	2.5	ns	Includes PCB traces and connector(s)
T <sub>SU</sub>	setup to CLK	6.0		ns	
T <sub>H</sub>	hold from CLK	0		ns	
T <sub>R</sub> , T <sub>F</sub>	Rise, Fall time	2.0	3.5	V/ns	Measured into std 50 $\Omega$ load to Vss

Table 41: AGP3.0 AC Source-Synchronous Timing Parameters

		8X S	peed	4X S	peed		
Symbol	Parameter	Min	Max	Min	Max	Units	Notes / Comments
Source Sync	chronous Transmitter <sup>1</sup> :		•	•	•	•	
T <sub>BIT_TIME/2</sub>	One half bit time	937.5		1875		ps	
T <sub>Dvb</sub>	Data valid before strobe	527.5		950		ps	At the transmitter pads
T <sub>Dva</sub>	Data valid after strobe	477.5		1150		ps	At the transmitter pads
T <sub>INTC_SUS</sub>	Strobe-to-data skew on setup time caused by interconnect effects	0	442.5	0	550	ps	Includes (receiver) package effects
T <sub>INTC_HS</sub>	Strobe-to-data skew on hold time caused by interconnect effects	0	267.5	0	450	ps	Includes (receiver) package effects
T <sub>TSf</sub>	CLK to first AD_STBF rising edge	1.5		1.5		ns	
T <sub>TS8r</sub>	CLK to 4 <sup>th</sup> AD_STBS rising edge		19.5		19.5	ns	
$T_{TR}, T_{TF}$	Transmitter Rise, Fall slew rate	2.0	3.5	1.5	3.5	V/ns	See Table 42
T <sub>R-F</sub>	Rise, Fall slew rate matching deviation		25		25	%	
Source Sync	hronous Receiver:						
T <sub>RX_SU</sub>	Receiver setup margin	0	85	0	400	ps	Includes receiver induced strobe-to-data skew on setup margin Includes effect with min/max input slew rate (T <sub>RR</sub> , T <sub>RF</sub> ) at receiver pad (see note 2).
T <sub>RX_H</sub>	Receiver hold margin	0	210	0	700	ps	Includes receiver induced strobe-to-data skew on hold margin Includes effect with min/max input slew rate (T <sub>RR</sub> , T <sub>RF</sub> ) at receiver pad (see note 2).
T <sub>RS8su</sub>	4 <sup>th</sup> AD_STBS rising edge before CLK	6		6		ns	
T <sub>RS8h</sub>	Receive strobe hold time after CLK	0.5		0.5		ns	
$T_{RR}$ , $T_{RF}$	Receiver Rise, Fall slew rate	1	3.5	1	3.5	V/ns	Need to characterize setup/hold timing using input slew rate spec at receiver pad

# **◯** NOTE

- 1. Measured at pad into standard 50 W load to Vss.
- 2. Input waveform example for min/max slew rate at receiver pad.



## 3.6.4 Signal Integrity Requirement for AGP3.0

The overshoot requirements are meant to protect the device from electrical overstress (EOS) and to minimize the effects from ISI on timing. The ringback limits are intended to prevent false signal detection and false strobes, and to insure sufficient input drive levels to guarantee proper input timing. On-die clamping and ESD diode effects are included. Figure 3-16 shows the definition of overshoot ( $V_{OSH\_P}$ ,  $V_{OSH\_N}$ ) and ringback ( $V_{RB}$ ). Note that any voltage excursion away from  $V_{OL}$  and  $V_{OH}$ , whether associated with a transition on the signal or caused by crosstalk from adjacent signals, is covered by these requirements.




Figure 3-16: General Signal Integrity Waveform

### 3.6.4.1 Overshoot Requirements

Overshoot has two consequences: timing skew and electrical overstress (EOS) of transistor junctions and oxides. Overshoot ( $V_{OSH\_P}$ ) and undershoot ( $V_{OSH\_N}$ ) are measured with respect to the steady-state value of the driver after driving that level for three bit times. Timing skew is minimized if the overshoot waveform has settled to within 0.2 volts of its steady-state value before the next strobe edge, whether it is a signal or strobe.

EOS concerns limit the driver output level to Vddq, since Vddq powers the AGP3.0 signals. During power-on and especially in motherboards that support AGP2.0, full voltage swing may be observed. Negative buffer output level is limited to an absolute -0.3 volts. This voltage level causes stress to the pull-up transistor drain-to-source ( $V_{DS}$ ) and gate-to-source ( $V_{GS}$ ) voltages.

### 3.6.4.2 Ringback Requirements

The signal integrity requirements have been augmented to allow significantly more noise and ringback after the data or strobe input buffer has been given time to properly switch. If the signal enters the shaded region shown in Figure 3-17, it is treated as a transition. Crossing the DC  $V_{IL}$  or  $V_{IH}$  limits has different signal integrity implications for strobe and data signals.




Figure 3-17: Signal Integrity Requirements

### 3.6.4.2.1 SPECIAL STROBE SI REQUIREMENTS

As soon as a strobe transition crosses the DC  $V_{IL}$  or  $V_{IH}$  limits, the transition must continue monotonically through the vREF switch point to  $V_{RB}$  overdrive beyond vREF, outside the shaded keep-out region of Figure 3-17. The strobe must remain outside the keep-out region for time  $T_{DRIVE}$ . At this point, the signal is allowed more noise as long as it does not violate the DC  $V_{IL}$  and  $V_{IH}$  limits until the next transition. Figure 3-18 shows an example of an allowed signal shelf that exceeds the  $V_{RB}$  overdrive requirement. Note that the signal drops below  $V_{RB}$  a bit later, but well after  $T_{DRIVE}$ , which is allowed. The strobe signal settles close to the nominal  $V_{OH}$  before the next transition. Figure 3-18b shows an example of noise that exceeds the  $V_{RB}$  limit, but is allowed since it is beyond the  $T_{DRIVE}$  requirement. Figure 3-18c and d show cases that are not allowed. In Figure 3-18c, the strobe drops below  $V_{RB}$  before  $T_{DRIVE}$  has elapsed. In Figure 3-18d, the strobe glitches above  $V_{IL}$  (max), even though the strobe signal is low for  $T_{DRIVE}$ . *Glitches on Strobe signals are never allowed to violate DC V\_{IL} or V\_{IH}*, unless the strobe is fully switching between logic levels.

If the signal in Figure 3-18d had not violated  $V_{IL}(max)$ , it would have been okay, even though the time from the glitch to the next transition is small. The strobe signal would have met the  $T_{DRIVE}$  timing requirements after the last transition and the glitch would not be a voltage or timing violation.




Figure 3-18: Strobe Ringback Examples

### 3.6.4.2.2 SPECIAL GAD SI REQUIREMENTS

There are two cases for GAD signals: full transitions and glitches. In the first case, as soon as an Address or Data signal transitions across the DC V<sub>IL</sub> or V<sub>IH</sub> limits, the transition must continue monotonically through the VREF switch point to VRB overdrive beyond VREF, outside the shaded keep-out region of Figure 3-17. The GAD signals must remain outside the keep-out region for time TDRIVE. At this point, the signal is allowed more noise as long as it does not violate the DC VIL and VIH limits until the next transition, with one exception (see Figure 3-19c). Figure 3-19a shows an example of an allowed GAD signal shelf that exceeds the V<sub>RB</sub> overdrive requirement. Figure 3-19b shows an example of GAD noise that exceeds the V<sub>RB</sub> limit, but is allowed since it is beyond the T<sub>DRIVE</sub> requirement. Figure 3-19c shows a set of GAD signals that glitch above the V<sub>IL</sub>(max). The case where the signal is high and glitching below V<sub>IH</sub>(min) is assumed to be the same by complement. If the signal exceeds V<sub>II</sub> (max), then the signal must settle for T<sub>DRIVE</sub>, just as for a full transition. If the signal exceeds vREF, then T<sub>DRIVE</sub> is measured from the last crossing of VREF. If the signal does not exceed VREF, then TDRIVE is measured from the peak of the glitch. While this case is allowed, it indicates excessive crosstalk or other signal integrity issues and its cause should be investigated and avoided if possible. Figure 3-19d shows a set of GAD signals that glitch below the VIH(min), but the next transition of the GAD signal occurs before TDRIVE expires. This is a timing violation. In all cases, the GAD signals must meet TRX su and TRX H.




Figure 3-19: Address/Data Ringback Examples

Symbol	Parameter	Min	Max	Units	Notes
	Output Slew Rate	2	3.5	V/ns	1,2,3
	Input Slew Rate	1	3.5	V/ns	7
$V_{OSH_P}$	Positive overshoot above steady level		350	mV	1,4,8
$V_{OSH_N}$	Negative overshoot below steady level		-300	mV	1,4,8
$V_{RB}$	Ringback margin to Vref	150		mV	1,5
Tppy//	Input overdrive time	0.6		ns	6

**Table 42: Input/Output Signal Integrity Requirements** 

- 1. Output buffer measurements are made with a standard 50  $\Omega$  load to ground (see Table 39). Input measurements are specified at the die pad.
- 2. Slew rate is measured at the driver's output pad.
- 3. For system designs requiring a minimum of EMI it is recommended that the output slew rate be held as close to the minimum as possible.
- 4. Steady High (Low) voltage level is defined as a voltage High (Low) level after 3 (three) Bit times.
- 5. See Table 39 for  $V_{REF}$  definition.
- 6. The ringback spec is defined in order to guarantee a window of an extra 50mV around the  $V_{IH}$  and  $V_{IL}$  spec. That is, the ringback must be small enough so that the signal does not ring back to  $\pm 150$ mV of the reference voltage. This also applies to edge non-monotonicities such as ledging.  $V_{RB}$  defines a keep-out zone in which the signal shall not transgress except during transitions and before  $T_{DRIVE}$ .
- 7. See Table 41.
- 8. Timing skew is minimized if the overshoot waveform has settled to within 0.2 volts of its steady-state value before the next strobe edge

# 3.6.5 Maximum AC Ratings and Device Protection

All AGP3.0 input, bi-directional, and output buffers must be capable of withstanding continuous exposure to a waveform such as that shown in Figure 3-20. It is recommended that these waveforms be used as qualification criteria against which the long-term reliability of each device is evaluated. This level of robustness must be guaranteed by design; however, it is not intended that this waveform be used as a production test.

These waveforms are applied with the equivalent of a zero impedance voltage source, driving through a series resistor directly into each AGP3.0 input or tri-stated output pin. The open-circuit voltage (of the voltage source is shown in Table 43) is based on the expected worst-case overshoot and undershoot that is expected in actual AGP3.0 interconnects.



The voltage waveform is supplied at the resistor shown in the evaluation setup, not the package pin.




Figure 3-20: Open-circuit Voltage

Table 43: Parameters for Maximum AC AGP3.0 Signaling Waveforms

Symbol	Parameter	V <sub>IH</sub> Sig	V <sub>IH</sub> Signaling		
		Min	Max		
$R_{SRC}$	tester source resistance	45		Ω	
$V_1$	Positive-Going Overshoot		1.575	V	
$V_2$	Negative-Going Overshoot	-0.3		V	
t <sub>RF</sub>	Rise fall time	0.5	1.5	ns	

### 3.6.6 Driver and Receiver Characteristics

### 3.6.6.1 AGP3.0 Driver Characteristics

AGP3.0 is designed for point-to-point communication. The output driver must be able to deliver a voltage swing of 0.8 V (nominal) to the terminated receiver (through the interconnect), with known characteristic impedance  $Z_0$ . To reduce signal skew, output buffers are designed to fit in the range specified by the following V/I curves and have characteristics which are shown in Table 44 and Figure 3-22.

The minimum and maximum drive characteristics of the AGP3.0 output buffers are defined by V/I curves. As with AGP2.0, these curves are interpreted as traditional "DC" transistor curves, except that the curves are more linear than standard CMOS curves with a less pronounced saturation region "knee."

The terminator/pull-down device must be sufficiently linear to suppress reflections that can cause timing skew. This linear region has to extend across the entire range between ground and 0.9 volts. The linearity in the region beyond this point is not as critical, and the V-I curves are relaxed in this region. The shape of the pull-up V-I characteristic also is not as critical. The driver pull-up must ensure, however, that the signal swing is as close to the target **Vswing** of 0.8 volts (nominal) as possible into its load. Making the pull-up more linear does cause the driver to present consistently stable impedance to reflections on the bus, which decreases system noise and increases timing margin.

It is recommended that impedance compensated buffers with slew rate control mechanisms be used in the I/O buffer design to maintain acceptable signal quality. The technological details required, describing the implementation of output compensation or slew rate controls, are beyond the scope of this specification. More information on compensated buffers can be found in the **AGP3.0 Design Guide**. In addition to controlled impedance and slew, the data output buffers may need to be designed with significant "rise and fall" delay matching across process, temperature, and voltage conditions.

Adherence to the V/I curves must be evaluated at worst-case system conditions, including the tolerances on any components used to target the buffer impedance compensation. The minimum curves must also be evaluated at minimum  $V_{DDQ}$  and high temperature at the weakest process corner. The maximum curve test points then should be evaluated at maximum  $V_{DDQ}$  and low temperature at the strongest process corner.

Equation	Description	Condition	Formula <sup>1</sup>	Notes
Α	Max Limit	$0 \le V_{out} \le V_{DDQ}$	I <sub>out</sub> < V <sub>out</sub> / (0.9*Z <sub>targ</sub> )	
В	Min Limit	V <sub>OL(max)</sub> < V <sub>out</sub> ≤ V <sub>swing</sub>	$I_{out} > V_{out} / (1.1*Z_{targ})$	
С	Min Limit	V <sub>swing</sub> < V <sub>out</sub> < 1.1*V <sub>swing</sub>	$I_{out} > V_{swing} / (1.1*Z_{targ}) + (V_{out} - V_{swing}) / (1.11*Z_{targ})$	1
D	Min Limit	1.1* V <sub>swing</sub> < V <sub>out</sub> ≤ V <sub>DDQ</sub>	$I_{out} > V_{swing} / (1.1*Z_{targ}) + (0.1)* V_{swing} / (1.11*Z_{targ})$	1
E	Min Limit	0 < V <sub>out</sub> ≤ V <sub>OL(max)</sub>	$I_{out} \ge 0$	
	Impedance Variation	0 < V <sub>out</sub> ≤ V <sub>swing</sub>	10%	2

Table 44: Equations for Current Limits on Pull-down Driver and Terminator



- 1. The min current limit is relaxed above Vswing to accommodate a standard CMOS transistor saturation characteristic. Termination impedance tolerance above Vswing becomes less important for signal integrity purposes.
- 2. Equations A and B reflect a ± 10% tolerance over the entire set of pull-down and termination impedance, across the range from 0 Volts to Vswing. Any single buffer is required to limit its impedance variation to within a 10% total variation, although it may reside anywhere within the overall 20% of tolerance described by the ± 10% region.




Figure 3-21: V/I Curve for AGP3.0 Receiver Termination Device




Figure 3-22: V/I Curve for AGP3.0 Transmitter Pull-up

Table 45: Specifications for AGP3.0 Driver and Terminator

Symbol	Parameter	Condition	Min	Max	Units	Notes
ZTarg	Target Impedance for Pull-down and terminator		45	55	Ω	
lol	Switching Current Low	0 <vout<u>&lt;1.0 V</vout<u>	Eqt'ns B,C,D	Eqt'n A	А	1
loh	Switching Current High	Vswing	14.54	17.78	mA	2
Icl	Low Clamp Current	-3 <vin -1<="" td="" ≤=""><td>-25 + (Vin+1)/0.015</td><td></td><td>mA</td><td></td></vin>	-25 + (Vin+1)/0.015		mA	
Ich	High Clamp Current	$V_{DDQ}+4 > Vin \ge V_{DDQ}+1$	25 + (Vin-V <sub>DDQ</sub> - 1)/0.015		mA	
slewr	Output Rise Slew Rate	Vref ± 200 mV	2.0	3.5	V/ns	3
slewr-f	Output Slew Rate Matching Deviation	Vref ± 200 mV		25	%	4, 5

# MOTE

- 1. Refer to the V/I curves and equations in Table 44.
- 2. There is no specified curve shape or range for the driver pull-up. It should be sized to drive to Vswing with a 50 W load to ground. It is recommended that the pull-up be as linear as practical, as this will improve signal timing voltage margins.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. Adherence to being within the minimum and maximum parameter is required. Designers are responsible for simulating the complete network to ensure that there are no adverse signal integrity issues related to board or package.
- 4. Mismatched rise and fall slew rates can adversely impact overall  $t_{co}$ . For this reason, it is necessary to specify that these slew rates be relatively well matched.
- 5. Slew rate matching calculated as absolute value of 1 (slew-r + slew-f)/(2\*slew-r).

### 3.6.6.2 Signal swing (V<sub>OH</sub>) Accuracy

Signal timing characteristics and quality are highly dependent on the signal swing values observed at the receiver. In general,  $V_{OH}$  represents the voltage attained at the receiver input as the signal settles. Designs are expected to maintain  $V_{OH}$  at least above 750 mV at  $V_{DDQ}$  = 1.5 volts, and preferably near the **Vswing** target value of 800 mV but below 850mV. Signal swing values that are too large may result in unacceptable levels of overshoot, ringback, or settling time.

### 3.6.6.3 Receiver Characteristics

A differential input receiver is essential for AGP3.0 operations. The voltage reference is specified to be 0.350 V at a nominal  $V_{DDQ}$  value. This reference voltage may be generated locally from  $V_{DDQ}$ . To reduce the current consumption of the  $V_{REF}$  supply, the differential input buffer must be designed with low input leakage current. The combined load on either **Vrefcg or Vrefgc** of all inputs must be less than 50  $\mu$ A.

The receiver should be designed to handle input swings as little as 250mV to 450mV.

Furthermore, buffer V/I characteristics outlined above are primarily to ensure a proper receiver termination, although they also apply to the driver pull-down.

### 3.6.6.4 Input Switching

The differential input buffer must be designed to have sufficient gain to convert a small differential input voltage to a full internal CMOS voltage swing without introducing additional skews. Timing analysis indicates that the variance in switch point voltage must be relatively tight for a given signal group.

Switch point voltage is the voltage at which the receiver determines that the input is switching from a one to a zero or vice-versa. Part-to-part and inter-group variations are more relaxed than intra-group variations and are listed in Table 46.

Table 46: Part-to-part and Intra-group Variations



- 1. Within a signal group, all data receivers must switch within  $\pm$  30 mV of their associated strobe being sensed on its rising edge.
- 2. Inter-group and part-to-part requirements are such that all receivers must switch within the range of Vref ± 100mV.
- 3. Switch point variations must take into account variations in the external Vref reference signal due to all effects.

### 3.6.6.5 Calibration of Driver Pull-up and Pull-down and Receiver Load

To maintain proper receiver load impedance and the proper signal swing ( $V_{OH}$ ), the driver and receiver will need to be occasionally adjusted to account for changes in operating point. To support this activity, a calibration mechanism has been developed for the AGP3.0 interface. The framework to support this calibration mechanism (boot time requirements, calibration cycles, etc.) is described in section 2.1.4.

### 3.6.6.6 Component Die Considerations

### 3.6.6.6.1 PHYSICAL LAYOUT RECOMMENDATIONS

Due to the high-speed signal transmission and fast turn-around time required for the AGP3.0 interface, it is essential that custom layouts be employed throughout the portions of the component encompassing the inner and outer (communication) loops and appropriately managed to optimize routing distances and cell placements. In effect, all logic and circuit elements comprising the AGP3.0 interface may need to be laid out as a single embedded block that bonds directly to the package lead tips.

### 3.6.6.6.2 DIE PAD DISTRIBUTION

In principle, the AGP3.0 channel is designed for AGP3.0 signals to be referenced to ground throughout the entire channel. Therefore, to achieve the necessary signal return paths, every buffer/driver should have adequate bypass capacitance from  $V_{DDQ}$  to Vss as close to the signal pad as possible. This bypass capacitance should meet or exceed 100pF per high-speed output buffer to limit voltage collapse resulting from simultaneous switching outputs.

Furthermore, there must be an adequate number of Vss pads distributed amongst the data and strobe pads. The ratio for the number of die pads is listed in the following section (on packages) since there is a strong relationship between the package type, this ratio, and the resulting signal characteristics. An inadequate distribution of Vss pads can result in detrimental levels of ground bounce and SSO push out.

In addition to providing the necessary levels of bypass capacitance and proper number and placement of Vss pads, the design should be such that strobe signals are placed in the center of their 16-bit data group. This will help to reduce skew due to distribution variance of the input strobe signals along the data buffers.

# 3.7 Package Considerations

There are two basic package types that have been evaluated and are provided here as a guide. These package types are the flip-chip OLGA or FC-BGA and wirebond BGA packages. This section addresses some of the issues and expectations associated with these packages and with package design concerns in general.

Wirebond packages are not recommended for AGP3.0 signaling because of the large bond wire inductance and crosstalk. Bond wires are usually closely spaced and have no signal return reference plane nearby. The bond wires couple to their neighbors very efficiently causing crosstalk and timing skew. The crosstalk can be reduced only at the expense of adding shielding ground wires around all source synchronous signals.

Simulations have shown that a wirebond suffers from potential power delivery resonance effects. The cause for this is the LC circuit formed by the  $V_{DDQ}/V_{SS}$  bond wires and the on-die capacitance of the driver. A certain amount of on-die capacitance is necessary since it decreases signal timing push-out caused by simultaneous switching outputs (SSO). However, the  $C_{ON\_DIE}$  must be selected such that it does not cause a resonance peak at a frequency where the data signals have significant spectral energy.

Power delivery resonance must be carefully managed regardless of which package type is used. It is sometimes helpful to insert a small resistance in series with the on-die decoupling capacitance to lower the "Q" of the resonant circuit. The resistor value is a balance between sufficiently lowering the resonance and maintaining the bypassing quality of the capacitance.

For both (all) package types it is important to:

- limit reflections due to impedance mismatches
- limit loop inductance and signal return path concerns
- limit trace-to-trace coupling

Package trace characteristic impedance should be matched to that of the terminator target value and board interconnect to as great a degree as possible. Furthermore, package trace lengths should be made as short as is reasonable. Matching trace lengths in the package removes the requirement for compensating for package length mismatch on the board. However, be careful not to increase the intersignal coupling or loop inductance if matching is attempted. Note that these characteristics directly impact  $T_{\text{Dvb}}$  and  $T_{\text{Dva}}$ .

Package traces may be microstrip, embedded stripline, or symmetric stripline as long as the package impedance range is not exceeded. As with board routing, the strobes and corresponding signals within a signal group are to be routed on the same layer(s), and are to be Vss referenced (this is true for the entire channel and not just throughout the package).

The package designer is strongly encouraged to avoid routing signals such that they cross planes or travel over voids for long distances. Bypass capacitance should be provided where possible to account for coupling to signals and planes other than Vss.

Note that regardless of package type, signal current return path continuity must be carefully validated through simulation for the **complete channel**: package, sockets, motherboard, cards, and connectors.

Such simulations should use models that are multi-line and fully coupled since pad-to-pad timings (outlined in section 3.3.2) can be severely impacted by poor design choices with regard to the above items.

# 3.7.1 Bump-out/Leadframe Requirements

As previously mentioned, the AGP3.0 channel is designed so that AGP3.0 signals are fully and completely referenced to Vss throughout the entire channel. Therefore, to provide the necessary signal return paths, an adequate number of Vss pads must be distributed amongst the data and strobe pads. It is recommended that at least one die ground be supplied for every two AGP3.0 signals. Wirebond will likely require a bond wire per AGP signal for the AC return path and additional wires for proper, low inductance power delivery.

Example bondouts and pinouts are given in the AGP3.0 Design Guide.

# 3.7.2 Pin-out/Ball-out Requirements

All AGP3.0 signal pins must be located to facilitate meeting the card connector with a minimum of package/board vias or trace crossovers to minimize overall trace lengths, crosstalk, mismatched number of layer changes, and trace length mismatches within a given signal group.

In addition, Strobe(s) and Vref signals must be properly grouped within their associated data groups:

AD\_STBF[0], AD\_STBS[0] with AD[15::00], C#/BE[1::0]

AD\_STBF[1], AD\_STBS[1] with AD[31::16], C#/BE[3::2] and DBI\_HI and DBI\_LO

SB\_STBF and SB\_STBS with SBA#[7::0]

To maintain a strong signal return path along Vss throughout the entire channel it is necessary to provide adequate numbers of Vss pins distributed amongst the data and strobe pins. The ratio (or better) for the number of AGP3.0 signals to Vss balls is recommended.

Ideally, VDDQ pins will be moved away from the region where signals and Vss traces and pins reside. If not, then bypass capacitance should be added very near the package pins between the VDDQ and Vss pins.

# 3.8 Power Delivery and Distribution

## 3.8.1 Power Supply Delivery

For AGP, the power supplied to the add-in card for its core supply ( $V_{CC}$ ) and I/O supply voltage ( $V_{DDQ}$ ) must be separated on the die, package, and add-in card. Specifically, the I/O buffers must be powered using  $V_{DDQ}$ . For AGP3.0, the I/O buffers can be powered by a supply other than  $V_{DDQ}$ . However, component designers must be certain to manage noise coupling (such as) between the core and I/O ring and to prevent excessive power supply droop.

As with AGP, the VCC3.3 and  $V_{DDQ}$  power supplies must be sequenced such that the  $V_{DDQ}$  voltage level is never more than 0.5 V above the level of VCC3.3. Furthermore,  $V_{DDQ}$  (supplied to the add-in card through the connector) can never exceed 1.5 V.

The motherboard must connect all power supply pins on the connector as shown in the *AGP Interface Specification* to guarantee proper current delivery and to provide proper AC signal return paths. Likewise, the add-in card should also attach all connector power pins to appropriate power planes on the card for good power delivery and signal returns. In addition, connector power pins should be terminated to the Vss plane with high frequency, low inductance, decoupling capacitors.

Add-in cards must use all ground pins, and any power pins not used must be bypassed to ground on the card with a good quality, low inductance 0.01  $\mu$ F or larger capacitor. Table 47 lists the voltage ranges for the supplies to the add-in card and the maximum currents that can be supplied via the connector.

Table 47: Add-in Card Power Supply Limits

Symbol	Parameter	Condition	Min	Max	Units	Notes
Vddq1.5	I/O Supply Voltage	$I_{MAX} = 2.0 \text{ A}$	1.425	1.575	V	1, 2
VCC3.3	3.3 V Power Supply	$I_{MAX} = 6.0 A$	3.15	3.45	V	
3.3VAUX	3.3 V Auxiliary Supply	$I_{MAX} = 0.375 A$	3.15	3.45	V	
VCC5	5 V Power Supply	$I_{MAX} = 2.0 \text{ A}$	4.75	5.25	V	
VCC12	12 V Power Supply	$I_{MAX} = 1.0 A$	11.4	12.6	V	

### **◎** NOTE

- 1. AGP3.0 requires no more than 1.0 amp average V<sub>DDQ</sub> current through the connector. Sufficient bulk capacitance should be provided on the add-in card to provide for higher instantaneous current requirements. This allows each add-in card vendor the ability to determine the correct bulk capacitance. The add-in card should consume no more than 2 amps at any time (from the motherboard). In addition, it is good design practice to limit the AC current through the AGP connector to improve signal integrity. It is necessary to provide additional bulk capacitance on the motherboard near the AGP connector. The V<sub>DDQ</sub> delivery recommendations can be found in the AGP3.0 Design Guide.
- 2. A universal add-in card may need Vddq3.3 for AGP1.0 signaling. Refer to the AGP2.0 Specification, Revision 2.0 for this case and ECR #54.

The add-in card cannot cause the 3.3V rail voltage on the motherboard to not meet the **Vcc3.3** supply specifications. Minimally, this can be met by ensuring the add-in card draws no more than a maximum current change of 2.5 amps in any 500 us window of time (exclusive of initial power-up) on the 3.3V rail. The add-in card could increase the absolute magnitude of its current step by over 2.5A if the short term average is 2.5 amperes or less, or if it does it in stages that are at least 500us apart, giving the motherboard/power supply time to respond. **Add-in card vendors who exceed these limits must ensure that the add-in card does not cause the voltage on the motherboard to not meet regulation specifications.** The slew rate at any pin of the connector must be less than 25 A/us. Slew rates faster than this must be handled by add-in card decoupling. Current pulses lasting less than a microsecond cannot be resolved by the motherboard, and consequently, the add-in card vendor must identify if specific cases will be a problem for their design and deal with them accordingly.

The motherboard must respond to any 2.5 amp current step as described above and stay inside the specified supply tolerance when measured at the AGP connector pins on the motherboard (averaged at connector pins A9, A16 and A28). The add-in card could increase the absolute magnitude of its current step by over 2.5 amps if it does so in stages that are at least 500  $\mu$ s apart, giving the motherboard/power supply time to respond.

# 4 Appendix A: Workstation Enhancements

The following workstation specific changes and enhancements are described in this Appendix. The remaining workstation specific changes are described in Appendix B.

- 1. Isochronous Operation
- 2. Fast Write Flow Control Change
- 3. Synchronization Schemes
- 4. Fan-Out Bridge Requirements

# 4.1 Isochronous Mode Operation

Traditional AGP devices can demand up to the maximum bandwidth available over the AGP ports. However, the AGP system does not guarantee to deliver the requested bandwidth, nor does it guarantee transfers will take place within some clearly specified request/transfer latency time. This "best efforts" arrangement works reasonably well for applications requiring low average latency and high average throughput, as long as the device can tolerate an arbitrarily long delay now and then without losing data.

In contrast, streaming applications require the ability to transfer data on a periodic schedule and do so continuously. Further, low cost designs must minimize the amount of request and data buffering. Isochronous data transfer services provide a contract, established during application startup that indicates precisely when data transfers may be requested and sets bounds on when the corresponding data transfers will occur. This greatly alleviates the problem of arbitrarily long delays and places a strict bound on the amount of buffering needed to avoid data loss.

This is done by the system guaranteeing to process a specified number (N) of read or write transactions of a specified size (Y) during each isochronous time period (T). An AGP3.0 device can divide this bandwidth between read and write traffic as appropriate. Further, the system transfers isochronous data over the AGP3.0 Port within a specified latency (L).

Given these parameters, the system guarantees to deliver isochronous bandwidth equal to:

$$BW = \frac{NY}{T}$$

To simplify synchronization with the processor, isochronous write transactions are guaranteed to become visible to the rest of the system without the need for an explicit "flush" operation. Both consumer desktop and professional workstation systems benefit from isochronous support; however, specific platform types may differ as to the number of transactions per period, payload and transaction size and transaction latency.

# 4.1.1 4x Speed and Isochronous Support

Isochronous operation is not supported when the 4x speed of operation is selected even when operating in AGP3.0 signaling mode. The core-logic hardware must ensure that the isochronous operation is disabled when this speed is selected and the Isoch\_Support bit in AGPSTAT [17] is cleared.

### 4.1.2 Contract Parameters

Isochronous parameters are defined in this part of the AGP3.0 specification. The values for other parameters are contained in an AGP3.0 core-logic's PCI configuration registers.

### 4.1.2.1 Isochronous Time Period

The isochronous time period, T, on all AGP3.0 systems is 1.0 microsecond (66.667 common clock periods). All isochronous components (i.e., master, bridge, core-logic...) in the system use this same "isochronous period."

### 4.1.2.2 Isochronous Data Payload Size

AGP3.0 core-logics may support up to four isochronous data payload sizes: 32, 64, 128 or 256 bytes. By default the core-logic specifies a default size based on the internal design of the core-logic. The default size is indicated in an AGP3.0 core-logic PCI configuration register NISTAT.ISOCH\_Y. The core-logic must also support all larger sizes. Core-logics may be able to support higher isochronous bandwidth when large payload sizes are used.

AGP3.0 Master devices may use the default size or they may request a larger size. Once selected, all isochronous devices use the same payload size.

### 4.1.2.2.1 PAYLOAD SIZE VS TRANSACTION SIZE

Isochronous data *payload size* (ISOCH\_Y) specifies the minimum number of bytes of isochronous data that will be transferred on the AGP Interface without other intervening transactions. The data within the payload has consecutively increasing addresses (naturally aligned to 8-byte boundaries) in AGP memory.

Isochronous *transaction size* specifies the number of data bytes transferred in one isochronous read or write transaction. Isochronous reads, transaction size, and payload size are one and the same. This is because the transaction size supported for isochronous reads are: 32, 64, 128, or 256 bytes.

However, for isochronous writes, only two transaction sizes are allowed: 32 or 64 bytes. Therefore, for payload sizes of 128Bytes and 256Bytes, the Master must generate, without interruption by a different transaction, multiple consecutive isochronous write requests. The rate at which these consecutive requests are generated is one per common clock cycle, which is the fastest allowed by the AGP interface.

Table 48: Transaction Size Vs Payload Size

Туре	Payload Size (ISOCH_Y)	Transaction Size	# of Consecutive Requests/Payload
Read	32Bytes	32Bytes	1
Read	64Bytes	64Bytes	1
Read	128Bytes	128Bytes	1
Read	256Bytes	256Bytes	1
Write	32Bytes	32Bytes	1
Write	64Bytes	64Bytes	1
Write	128Bytes	64Bytes	2
Write	256Bytes	64Bytes	4

### 4.1.2.3 Number of Isochronous Transactions Per Period

For each payload size the core-logic supports, it must report the maximum number of transactions it will accept in an isochronous period. This parameter, *Isoch\_N*, is specified in the configuration register NISTAT. An AGP3.0 device (or Fan-out Bridge) may initiate up to the maximum number of isochronous transactions supported by the AGP3.0 core-logic. At a minimum, the core-logic must support enough transactions to provide at least 128MB/sec of isochronous bandwidth.

**Table 49: Minimum Isochronous Bandwidth** 

Payload Size	Transactions Per Period (Isoch_N)
32 bytes	4
64 bytes	2
128 bytes	1
256 bytes	1

When the payload size is set at 128 or 256 bytes, the core-logic must implicitly allow for 2x or 4x the value of *Isoch\_N* for isochronous write transactions. This requires the total number of pending transactions (isochronous and asynchronous) not exceeding the maximum request queue specified by the field AGPCMD.PRQ. It is the responsibility of the Master to ensure that the maximum request queue never overflows. The isochronous contract established by the Master must take this into account when programming the isochronous parameters PISOCH\_Y and PISOCH\_N in the configuration register NICMD.

### 4.1.2.4 Transaction Latency

Isochronous latency (L) is defined as the maximum time from an isochronous request to the beginning of a corresponding data transfer (to or from AGP3.0 Target) and is specified in integer multiples of the isochronous period, T<sup>23</sup>. To illustrate, assume that the isochronous latency is 5, and a transaction request begins crossing the AGP3.0 Port 11 common clocks after the beginning of an isochronous period (T). The AGP3.0 core-logic must initiate the corresponding data transfer no later than the 11 common clocks after the beginning of the fifth period following the one containing the request.

<sup>&</sup>lt;sup>23</sup> AGP3.0 does not require the core-logic to indicate its minimum latency.

Chipsets may guarantee any value for the maximum latency between zero and five isochronous periods ( $L_{max} = 5$  microseconds). The specific value supported by the core-logic is indicated in a PCI configuration register (NISTAT.isoch\_L). Figure 4-1 shows how data transfers may occur in a system where the core-logic latency is  $L_{core-logic} = 2$ . The figure also illustrates the required transaction ordering within a read or a write stream, and the lack of order between read and write streams.




Figure 4-1: Isochronous Latency Determines Transfer Occurances

Figure 4-2 shows common values for the maximum number of transactions, latency and payload size for various computer platform classes.

Platform Classes	BW	N	L	Υ	Usage
Perf WS	640 MB/s	5	10	128	2 HDTV streams
Entry WS	384 MB/s	3	10	128	1 HDTV stream
DT Enthusiast	320 MB/s	5	2	64	Video editing
DT Consumer	128 MB/s	2	2	64	Video capture

Figure 4-2: N, Y, and L Values Determine Platform Isochronous Class-level Service

Allowable choices of N, L and Y afford core-logic designers considerable freedom to adapt products to the needs of their markets.

### 4.1.2.5 Isochronous Enqueueing Rules.

The following rules must be adhered to by the isochronous requester in order to guarantee the contract latency. If violated the latency may exceed the chipset's L value.

- The request address must be naturally aligned on a Payload Size boundary. This prevents memory thrashing, where each isochronous request requires multiple memory accesses due to misalignment, which may result in read-modify-write operations in some memory systems.
- 2. An isochronous stream may start on any payload size boundary, but must access consecutive addresses until it reaches the end of an AGP page. This avoids frequent GART TLB cache misses. However, a stream may end before reaching the end of an AGP page.

The number of isochronous streams which can be simultaneously serviced is a function of the core logic implementation and therefore not specified here. Designers must refer to the targeted core logic documentation for any implementation specific restrictions that must be observed.

# 4.1.3 Transaction Ordering

There is no ordering between the completion of isochronous memory transactions and the completion of any other memory traffic in the system. Further, there is no ordering between completions of isochronous read and write transactions.

### 4.1.3.1 Read Completion Order

AGP3.0 core-logics return isochronous read data in the same order as the corresponding isochronous read requests. The underlying memory read operations might be performed in an order different from the isochronous read request order.

An AGP3.0 memory read transaction is complete when all of the data have been returned to the device from system memory.

### 4.1.3.2 Write Completion Order

AGP3.0 core-logics transfer isochronous write data across the AGP3.0 Port in the same order as the isochronous write requests; however, this does not constitute completion of the write transaction. An AGP3.0 "memory write" transaction is complete when the data is globally visible. There are two isochronous write transaction types that differ in their completion order.

Unfenced isochronous write transactions

Unfenced isochronous write transactions may complete in a <u>different</u> order from the corresponding unfenced write requests and <u>cannot</u> be relied upon for producer/consumer synchronization.

Consider two *unfenced* isochronous write operations to the same target memory address:

### <u>Unfenced</u> Isochronous Write A, <u>Unfenced</u> Isochronous Write B. B <u>is not required</u> to overwrite A

Chipsets that reorder unfenced write transactions memory completions may be able to sustain higher overall memory performance. AGP3.0 core-logics that do not reorder unfenced isochronous write operations are allowed to substitute fenced writes instead.

Fenced isochronous write transactions

Fenced isochronous write transactions complete in memory after all previously requested write isochronous transactions (of either kind) are completed.

Consider two isochronous write operations to the same target memory address, the second transaction being a *fenced* isochronous write:

### Isochronous Write A, Fenced Isochronous Write B. B will overwrite A

Fenced write transactions provide a convenient means for synchronizing an AGP3.0 device with the host processor using the producer/consumer model. The AGP3.0 Master device may write a block of

data, then write an isochronous synchronization flag in system memory using a fenced write transaction. Once the flag becomes visible, the data is guaranteed to be visible. Isochronous data may be written with fenced or unfenced write transactions; however, completion flags must be written with a fenced write transaction.

Synchronizing the processor with an AGP3.0 Isoch. Write could proceed as follows:

AGP3.0 device writes data (unfenced isoch write transaction) AGP3.0 device writes flag (fenced isoch write transaction) AGP3.0 signals processor

> Processor enters polling loop in response to signal Processor breaks out of polling loop when flag comes true Processor consumes data

Signaling the processor could be done via interrupts, or done implicitly by means of a periodic task scheduling service in the operating system. Since both signaling methods are unordered with respect to the arrival of data, the polling loop prevents premature processing of the data.

# 4.1.4 Guaranteed Global Visibility

An AGP3.0 core-logic must make isochronous write data globally visible to the system without the need for an explicit flush operation. This ensures that write data cannot remain invisible inside the core-logic for an indefinite amount of time.

# 4.1.5 Coherent Isochronous Requests

An isochronous request must not target coherent AGP3.0 address space. Coherent address space is defined as any region in the AGP3.0 address space where the core-logic enforces cache coherency in hardware. Any isochronous request into such a space will result in a platform specific exception condition. The method of disposition of such a request is also platform specific.

### 4.1.5.1 Memory Attributes for Isochronous Requests

Within the AGP3.0 aperture (see sec 5.3) the following memory types are supported:

- Write-Combining/Non-Coherent: Processor accesses into this region are treated as uncached, non-coherent and "write-combining". AGP3.0 accesses are also treated as noncoherent with no hardware enforced coherency checks. Isochronous requests are allowed in this region.
- Write-Back/Coherent: Processor accesses to this region are considered cache-coherent and core-logic will perform hardware enforced coherency checks for AGP3.0 accesses. Isochronous requests are disallowed in this region.
- 3. **Write-Back/Non-Coherent**. In this region processor accesses are cache coherent (write-back space) while AGP3.0 accesses are treated as non-coherent with no hardware coherency checks. Isochronous requests are allowed in this region.

Note that isochronous accesses are **not** permitted outside the AGP3.0 aperture since such accesses are always treated as coherent by the core-logic

# 4.1.6 Isochronous Request/Status Encoding

The AGP3.0 specification includes four new isochronous transaction codes in addition to those required by the *AGP Interface Specification V2.0*. The AGP3.0 Master device must place one of these four new codes on the "CCCC" wires to initiate an isochronous transaction. The new isochronous transaction codes are shown in Table 50. Highlighting implies a change from AGP.

**Table 50: AGP3.0 Interconnect Requests** 

cccc	AGP3.0 Operation	Description		
0000	Read	Asynchronous Read (formerly Low Priority Read)		
0001	Reserved	AGP high priority read is unused in AGP3.0		
0010	Reserved			
0011	ISOCH Read	Isochronous Read command – uses the Length Field LLL in Type 1 command to specify transaction size as follows:  L-L-L Size 0-0-0 32Bytes 0-0-1 64Bytes 0-1-0 128Bytes 0-1-1 256Bytes		
0100	Write	Asynchronous Write (formerly Low Priority Write)		
0101	Reserved	AGP3.0 does not use AGP High Priority Write		
0110	ISOCH Write/Unfenced	Isochronous Write with out-of-order completion. Uses Length Field LLL in Type 1 request to specify transaction size as follows:		
		L-L-L Size		
		0-0-0 32Bytes		
		0-0-1 64Bytes		
		0-1-0 Reserved		
		0-1-1 Reserved		
		No byte masking allowed so Isoch Master must assert C#/BE[3:0] lines high during data transfer to indicate that all byte lanes are active.		
0111	ISOCH Write/Fenced	Isochronous Write with ordered completion. Implicit Fence forces all preceding Isoch writes (fenced and unfenced) to complete first. Isoch Writes following it cannot bypass. Size is determined the same as in Isoch Write/unfenced.		
1000	Reserved	AGP3.0 does not implement Long Read		
1001	Reserved	AGP3.0 does not implement Long High Priority Read		

1010	Flush	Similar to a Read. This request drives all low priority write accesses ahead of it to the point that all the results are fully visible to all other system agents, and then returns a single Quad-word of random data as an indication of its completion. The address and length fields are meaningless for this request.
1011	Reserved	
1100	Fence (For both read and writes)	All asynchronous writes prior to fence will become visible before any asynchronous reads or writes completion following fence.
1101	Reserved (used for PCI Frame based Dual Address Cycle)	
1110	ISOCH Align	Returns the time offset from AGP3.0 isochronous period of corelogic (or <i>AGP3.0 bridge</i> ). The core-logic will treat this request as it does a Read request and return a single aligned 32Byte value to the Device. The length field for this transaction is 000. The corelogic will return the data in the first word (4 bytes) in a common clock cycle. The remaining 7 words in the common clock cycle will have undefined data.
1111	Reserved	

# 4.1.7 Identifying Isochronous Data

The AGP3.0 core-logic specifies the type of isochronous data to be transmitted over the AGP3.0 Port using the two status codes that were previously reserved. The new status codes are shown below. Highlighting implies a change from AGP2.0.

**Status** Data Type 000 Asynchronous read or flush return 001 Reserved 010 Asynchronous write data 011 Reserved Isochronous memory read data 100 101 Isochronous memory write data Calibration Cycle 110 111 Master has been given permission to start a bus transaction

Table 51: Isochronous Status ID Codes

### 4.1.8 Flow Control

The AGP3.0 Master device may delay the transmission of returning isochronous write data up to one common clock by delaying the assertion of **IRDY#** for one clock. The AGP3.0 core-logic may delay the start of a read data transfer by up to one common clock by delaying the assertion of **TRDY#** by one clock<sup>24</sup>. The Core Logic should ensure that Calibration Cycles will not violate Isochronous latency. Once an isochronous data transfer begins it goes to completion without interruption.

Asynchronous transactions allow flow control for every four common clocks during data transmission, whereas, isochronous data transmission is never interrupted. The longest duration isochronous data payload (8X signaling speed and 256 byte data transfers) takes eight clocks. No flow control is allowed during the entire data transmission phase. The non-isochronous flow control signals RBF and WBF have no effect on isochronous transactions. When the isoch device asserts these signals, the corelogic may choose to ignore them.

# 4.1.9 Isochronous Bridges

AGP3.0 systems may contain an optional Fan-out Bridge component for connecting two AGP3.0 Master devices to the system. Each AGP3.0 device may read or write main system memory using isochronous transactions as specified above. The processor may use PCI transactions to write data to either AGP3.0 device in the usual way. If two AGP3.0 devices must communicate, they must do it through a section of system memory to which they both have access.

<sup>&</sup>lt;sup>24</sup> The same is true for AGP.




Figure 4-3: AGP3.0 Fanout Bridge Connections

# 4.1.10 Setting T, L, Y, N for AGP3.0 Core-logic and AGP3.0 Devices

Several isochronous parameters must be set to compatible values on the AGP3.0 core-logic (target) and the AGP3.0 Master device(s), including:

- Isochronous time period (T = 1 microsecond)
- Isochronous Data Payload size (Y)
- Number of isochronous transactions per period (N)
- Isochronous request queue size (Q),

These parameters must be setup in the following order.

1. The AGP3.0 core-logic advertises its default isochronous data payload size  $(Y_{core-logic})$ , which may be adjusted upward, if necessary, to agree with the AGP3.0 Master device's isochronous payload size  $(Y_{device})$ .

$$Y = Max(Y_{chipset}, Y_{device})$$

- 2. Isochronous bandwidth is allocated in two steps:
  - A. **Data Bandwidth:** The sum of AGP3.0 Master device transaction allocations must be less than or equal to the AGP3.0 core-logic's transaction capability (*N*<sub>core-logic</sub>). The transaction capability may depend on the AGP3.0 core-logic's isochronous transaction size.

$$N_{chipset} \ge N_1 + N_2$$

In the above equation  $N_1$  and  $N_2$  represent the isochronous transactions per time period T required by a one or more AGP3.0 devices. These include both read and write transactions.

B. **Request Bandwidth:** An AGP3.0 core-logic must specify a maximum request queue capability between 1 and 256. AGP3.0 Master device(s) must make sure the AGP3.0 target's request queue is never overfilled.

An AGP3.0 Master's request queue depth must be sufficient to cover the AGP3.0 core-logic's isochronous pipeline latency (L). Plus, any additional isochronous latency contributed by an optional Fan-out Bridge, according to the following expression:

$$Q_{isoch} = \frac{BW * L}{Y}$$

Where BW/Y = N which is the number of transactions (read and write) per time period T (1 microsecond) of payload size Y.

Request queue size for an AGP3.0 Master device is the sum of its asynchronous and isochronous queue allocations.

$$Q_{device} = Q_{async} + Q_{isoch}$$

The core-logic request queue depth (specified in register AGPSTAT field RQ) must be greater than or equal to the sum of the AGP3.0 device request allocations. Note that the normal case is that of a single device on the AGP Interface.

$$Q_{chipset} \ge Q_{device} + Q_{device}$$

An exception to the above rule is in the case of isochronous writes with payload size greater than 64 bytes. In this case, the setup software that establishes the contract parameters must ensure that  $Q_{isoch}$  includes the increase in write transactions to satisfy the isochronous payload. The programmed value of the request queue size for the Master device must not exceed the Core-Logic's request queue depth as stated in AGPSTAT.RQ.

Take the case of Y=256 bytes.

$$N_{device} = N_{read} + N_{write}$$
 in terms of payload size Y = 256 bytes. 
$$Q_{isoch} = N_{read} * L + N_{write} * L * Y / 64$$
 
$$Q_{device} = Q_{async} + Q_{isoch}$$

And the software must program the parameters such that

$$N_{chipset} \ge N_{device}$$
 $Q_{device} \le Q_{chipset}$ 

Data (N) and request (Q) resources are shared between AGP3.0 Master devices connected to a Fanout Bridge. This specification requires AGP3.0 setup software to establish these parameters in a compatible way between core-logic and AGP3.0 Master device(s) following the sequence of steps outlined above.

If a Fan-out Bridge is present, the transaction capability and request queue resources will be first allocated to the device with the smallest requirement, with any remaining resource allocated to the other device. Driver software for the AGP3.0 devices are free to change this allocation later, if desired.


# 4.1.11 Time Keeping

An AGP3.0 device must be aware of the isochronous time period (T) to ensure that it does not exceed the agreed-upon maximum number of isochronous transaction requests. AGP3.0 bridges must also be aware of the isochronous period for the same reason. Timekeeping is optional for AGP3.0 core-logics.

AGP3.0 Master devices must synchronize their isochronous periods to that of the bridge or core-logic by issuing a time alignment transaction. The bridge forwards the transaction to the core-logic, which responds with the time offset (*in common clocks*) between the initial data phase of the time alignment data, and the beginning of the core-logic's next isochronous period. The AGP3.0 Bridge shifts its isochronous period by this amount, which brings it into time alignment with the core-logic. The AGP3.0 Bridge then responds to the AGP3.0 devices that shift its isochronous periods by this amount, which then brings them into synchronization with the isochronous period of the AGP3.0 bridge and core-logic.

Isochronous alignment transactions resemble an isochronous read transaction except that the return data contains the time offset, in AGP3.0 common clocks, between the initial data phase of the return data and the beginning of the AGP3.0 core-logic's next isochronous period. The value ranges between 0 and 65(decimal) or xxxxxxx00 to xxxxxxx41 (hexadecimal). An AGP3.0 core-logic may return the value xxxxxxFF (hexadecimal) indicating it does not maintain on an internal isochronous period. Note that only the lowest significant byte has any meaning. All other bytes in the 32-bit word must be ignored.

The bridge may shift the isochronous periods of the AGP3.0 Master devices relative to its own isochronous period so the bridge can combine requests from two AGP3.0 Masters into a single upstream isochronous period. The amount of this shift is an implementation detail left to the bridge designer. Figure 4-4 illustrates the time offset introduced by a hypothetical AGP3.0 bridge.



Bridge inserts sufficient offset to combine requests from two devices

Figure 4-4: Potential Fan-Out Bridge Delays of Isochronous Periods for AGP3.0 Devices

AGP3.0 bridges may also delay data transfers provided the total delay of requests and data does not exceed one isochronous period. Isochronous delay experienced by an AGP3.0 Master device is the sum of contributions from the core-logic and bridge. The AGP3.0 Master device is required to tolerate the additional period of latency.

Future versions of this specification may require AGP3.0 core-logics to maintain an isochronous period and participate in the time alignment process described above to support a more rigorous definition of isochronous latency.

### 4.1.11.1 Isoch Align Transaction

An Isoch Align transaction is similar to a Isoch Read transaction except that it has a special meaning to the Core-Logic. If the Core-Logic supports time-keeping, it will return an offset value to allow the isoch device to align its isochronous period to that of the core-logic. The value of this offset is returned in the lower 8 bits of a 32 bit word. The remaining bits in the word should be ignored. The offset value ranges from xxxxxx00 through xxxxxx41 (hexadecimal). If the core-logic does not support time-keeping it will return a value of xxxxxxFF. All other values of the lower 8-bits are reserved.

The core-logic must return the data for an Isoch Align transaction in the first 32-bit word in a common clock cycle. The remaining 7 words of that common clock cycle are undefined and must be ignored by the isoch device. A core-logic may drive the remaining 7 words of this cycle with undefined data. Regardless of the transaction size selected for normal isoch reads, the length field for isoch align will be 000, which selects 32Bytes.

Since Isoch Align is an isochronous transaction, all isoch protocol requirements must be obeyed. Isoch Align transactions are not included as part of the ISOCH\_N value. Isoch\_N is defined in the NISTAT AGP Isochronous Status Register.

# 4.2 Flow Control Change

Since isochronous and asynchronous transactions may be concurrently processed on the AGP3.0 interface, it is necessary to ensure that a throttled (stalled) asynchronous transaction does not cause the isochronous latency specification to be violated. Based on the flow-control discussion in Section 2.3.3, the following points emerge:

- Block-level flow control will stall the interface. Buffer-Full flow control only stalls a new asynchronous data transfer from starting.
- AGP3.0 "Reads and Writes" cannot be flow-controlled at the block-level since the maximum transaction size is 64 bytes.
- AGP3.0 Fast Writes can be flow-controlled at the block-level since there is no limit to the size of the transaction.

Two modifications made to the asynchronous transaction flow control are required to ensure proper isochronous operation. These modifications are described in the following sections.

### 4.2.1 Isochronous Transactions and Buffer-Full Flow Control

Data transfers for isochronous read or write transaction will ignore buffer-full flow control applied using RBF and WBF. The core-logic that initiates these transfers may pass a stalled asynchronous data transfer with an isochronous data transfer. Simply put, the core-logic ignores RBF and WBF when it initiates an isochronous data transfer.

### 4.2.2 AGP3.0 Fast Write Flow Control

For AGP "Fast Writes", the maximum number of wait states introduced during each block-level stall was not specified. In AGP3.0, the maximum number of Wait states is limited to two common clock cycles. In other words, the AGP3.0 Master must not suppress **TRDY** for more than two cycles including the throttle point cycle. If the AGP3.0 Master needs additional time to receive the Fast Write data, it must use the Fast Write termination schemes that are defined in the AGP interface specification. The AGP3.0

Master is allowed to disconnect a stalled transaction with or without accepting any data. The target is required to resume where the disconnected transaction left off.

Disconnecting a stalled Fast Write ensures that a pending isochronous transfer can complete in a timely manner.

## 4.3 Synchronization Models

This section presents a discussion of the synchronization models used for interchange of data between different agents in the platform. The basic reason for synchronization is to guarantee that when one agent performs a data movement in the platform for consumption by a second agent, the second agent receives the intended data.

There are several instances of this as presented in the following list:

- 1. Processor writes data to Main Memory and AGP3.0 device reads this data.
- 2. AGP3.0 device writes data to Main Memory and the processor reads this data.
- 3. A 3<sup>rd</sup> agent (say another PCI device) writes to Main Memory and AGP3.0 device reads this data.
- 4. AGP3.0 device writes to the Main Memory and a 3<sup>rd</sup> agent reads this data.
- 5. One AGP3.0 device behind a Fan-out Bridge writes to the Main Memory, while the other AGP3.0 devices behind the same bridge read it.



The mechanisms that apply to sections 1 and 2 above generally work for the rest. However, the method used to signal the other agent varies.

A few terms need to be defined before we proceed to synchronization schemes.

#### 4.3.1 Global Visibility

A write to system memory reaches global visibility when all agents accessing that memory address get the updated data. As an example, consider an AGP write to system memory location A. If the write data is sitting in a write buffer within the AGP Port and the core-logic does not consider this write buffer as part of the globally visible state, a subsequent access to location A does not read the contents of this buffer. The "write data" then has not reached a state of global visibility. If the write data moves into a posted write buffer in the memory controller that is checked on every subsequent access from anywhere in the system, then the write data is now globally visible and no other (or older copies) of this data matters. Another way to define the point of global visibility is as a point of serialization of all requests from anywhere in the system. If the state being modified is in cacheable space, the global visibility is attained only after the cache coherency enforcement has been completed.

#### **4.3.2 Request Completion**

- A Write request is completed only after the state being modified is globally visible.
- A Read request has two levels of completion:
  - 1. When the data fetch has taken place implying that the data to be returned is now committed.
  - 2. The actual return of data to the requesting agent.

Since the second phase is eventually completed, the completion of the first phase (which decides on the data to be returned) is more important.

#### 4.3.3 Write Completion

Since "Writes" from any agent (processor, or AGP3.0 for example) device may be posted, this data could potentially sit in write queues indefinitely. This is especially true if there are dependencies on subsequent events (such as more writes) to flush these queues.

The AGP3.0 specification then requires that all AGP3.0 initiated writes to system memory must be completed in a timely fashion, without the need for any other system event. While no actual time is being specified for this completion, it is expected that the core-logic shall ensure that these writes have a fair and timely opportunity to propagate to the point of global visibility.

This process applies to both asynchronous and isochronous writes. The guaranteed write completion ensures that a FLUSH is not required on the AGP3.0 interface forcing a write to completion.

#### 4.3.4 Synchronization Case 1: Processor Data to AGP

The following scheme ensures correct operation.

Table 52: The Synchronization Sequence of Data from Processor to AGP

Processor Actions	Core-logic Actions	AGP Device Actions	
Writes (or flushes cache) data to System Memory (either WC or WB Space).	Accumulates writes in posted write buffers. Performs any Coherency operations.	Polls for flag indicating buffer availability to set	
Executes un-cached access such as an I/O space read or write.	Flushes all posted write buffers into system memory (or to global visibility) before completing un-cached transaction.	Polls for flag to set	
<sup>25</sup> Signals to AGP3.0 Device by reading or writing I/O register or writing memory location to set flag	Guarantees that this write (to AGP Device or memory) will complete after write buffers are flushed.	Finds flag set and begins to read the data that processor wrote in memory.	

110

<sup>&</sup>lt;sup>25</sup> This signal to a AGP3.0 Device may be merged with Step 2 that causes core-logic to flush buffers.

#### 4.3.5 Synchronization Scheme: Case 2 AGP Data to Processor

The following scheme ensures correct operation.

Table 53: The Synchronization Sequence of Data from AGP to the Processor

AGP3.0 Device Actions	Core-logic Actions	Processor Actions
Writes to memory (Could be low	Writes may complete in any order in	Processor polls flag to set. (Optionally waits for signal
priority Async. or Isoch).	system memory.	to poll).
Executes a Fence for	Core-logic inserts Fence in low	Processor polls flag to set (Optionally waits for signal
Asynchronous Writes (skip step	priority write queue to ensure order.	to poll).
for Isoch Writes).		
Writes flag in system memory to indicate completion. For Isoch writes this will be an Isoch Write/Fenced. This system memory is likely to be in non-snoop space.	Core-logic will guarantee that this write will complete following previous writes.	Processor polls flag to set (Optionally waits for signal to poll).
Optionally signals processor to poll flag (interrupt or cached write).	Core-logic delivers this signal if needed.	Processor finds flag set and proceeds to read AGP3.0 data.



Asynchronous and Isoch Writes may be completed in any order. It is essential to insert an ordering operation such as a Fence before setting a flag to signal the processor.

The write of the flag to indicate buffer availability is likely to be in un-cached space especially for Isoch Writes. If this is the case, the processor polling the flag generates a lot of undesirable system traffic. There are probably several ways around this problem. One of these is for the processor to not poll the flag until another signal is received. This signal could be an interrupt (from an AGP3.0 device or a periodic system event) or a setting of a secondary flag in cached space, which may be polled locally in the processor's cache without generating system traffic.

The exact signaling mechanism is implementation specific and beyond the scope of this specification.

## 4.4 Fan-Out Bridge

AGP3.0 is a point-to-point interface, necessitated by both the signaling scheme and the speed of the data transfer. This means that an AGP3.0 interface can support only one device slot. A Fan-out Bridge component could be designed to interconnect more than one AGP3.0 device to a single AGP3.0 port from the core-logic. Such a bridge would be located on the motherboard side, which, from a device configuration perspective, is different from a similar bridge located on the graphics card. A bridge located on the motherboard needs to ensure that it behaves exactly as the Core-Logic to any AGP device that connects to it.

While the design specification of the Fan-out Bridge component is beyond the scope of this document, a few basic requirements for such a component will be described here. These are listed as follows.

The Fan-out Bridge features are required to be "transparent" to the software. This implies that the
bridge does not require any PCI enumeration or configuration. Furthermore, it does not contain
software-visible (OS, applications or drivers) programmable state. An exception to this might be a
level of BIOS initialization of platform specific features. However, the AGP3.0 specification does not
describe any platform specific features.

Since the Fan-out Bridge is transparent, it implies that the AGP Devices are logically on the primary segment and are indistinguishable to software from multiple devices on a traditional multi-drop bus.

- The Fan-out Bridge cannot have an impact on the AGP flow control protocol. This implies that it
  must supply adequate buffering to manage the flow control on each side of the bridge independently.
- No direct peer-to-peer capability should be assumed between devices behind a fan-out bridge. The
  core-logic is not required to comprehend such traffic and no ordering rules for such traffic with
  respect to the AGP traffic will be specified. Any peer-to-peer implementation scheme is outside the
  scope of this specification. Indirect peer-to-peer between such devices using a shared area in
  system memory is possible within the scope of this specification.
- AGP devices installed in the slots supported by the bridge are configured as Type 0 PCI devices.
   Since the Fan-Out Bridge is transparent, it must direct the PCI configuration cycles to the
   appropriate AGP3.0 device based on the IDSEL. At the AGP device level, IDSEL is always tied to
   AD16. Therefore, the Fan-Out Bridge must implement a scheme to direct configuration cycles with
   different IDSELs from the core-logic to the appropriate AGP device with IDSEL remapped to AD16.
   Figure 4-5 illustrates a possible scheme.




Figure 4-5: Fan-out Bridge Scheme Example

# 5 Appendix B: Workstation Programming Model

## **5.1 System Components**




Figure 5-1: AGP3.0 Generalized Logical System Overview

Figure 5-1 illustrates a typical host Bus bridge (also known as core-logic) implementation that supports the AGP interface along with other typical interfaces (or ports). Ports, other than the AGP3.0 Port, of the core-logic are included for illustrative purposes only and are not required by this interface specification. The example core-logic provides ports to the processor, system memory, the PCI Bus, and to AGP3.0.

#### 5.2 Port and Device Definitions

- AGP3.0 Port: The AGP3.0 Port is the target of requests from the AGP3.0 (Master) devices. It is
  provided by the core-logic implementation. AGP3.0 provides for multiple AGP3.0 Ports with multiple
  devices on each port.
- 2. **Processor Port:** The processor port is not required when supporting an AGP3.0 interface, but is typically supported by a Host Bus Bridge. The processor port provides a means for the processor to generate accesses to the PCI Ports, AGP3.0 Port, and to the memory controller. The core-logic determines to which port these accesses are routed by using information stored in the Host Bus Bridge Configuration Space block. This information is provided during the initialization process.
- 3. PCI Port: The PCI Port converts processor accesses into PCI transactions. Since the processor has no Configuration commands, the PCI Port generates PCI Configuration commands as described in the PCI Local Bus Specification. The PCI Port takes memory commands that address system memory and forwards them to the Memory controller. The AGP3.0 specification only requires the PCI Port controller to provide a means for PCI masters to have peer-to-peer write access to the PCI target that resides on the AGP3.0 Port.
- 4. **MEM Port:** This port provides a means to connect system memory to the core-logic. The memory controller is responsible for converting accesses that are initiated on other ports (processor, AGP3.0, and PCI) into memory commands.

When the core-logic supports an AGP3.0 Port, it requires new logic that has not been incorporated in previous core-logics, however no new functionality is required to boot the system. To enable the use of existing enumeration code to handle AGP3.0 devices, the core-logic will use functionality already defined by the PCI Local Bus Specification. The Configuration Space of the Bridge containing the AGP3.0 Port also contains configuration registers used to specify parameters associated with the GART and circuitry in the AGP3.0 interface.

#### **5.2.1 AGP Master Device Memory Reference**

AGP Master devices have a certain amount of memory resources that must be placed somewhere in the system memory address map using a PCI base address register. These memory resources fall into two categories, prefetchable and non-prefetchable, address regions. Prefetchable memory space is generally where the linear frame buffer is mapped to provide performance improvements. Non-prefetchable memory space is generally where control registers and FIFO-like communication interfaces are mapped. Each of these address regions should have its own base address register. See the *PCI Local Bus Specification* for a description of PCI base address registers.

#### 5.2.2 AGP3.0 Port Requirements

- The core-logic locates all AGP3.0 configuration registers within a single function of the AGP3.0 Port device; this allows System Software to easily support AGP3.0. The core-logic ensures that the configuration of all AGP3.0 Port resources, AGP3.0 aperture, and GART reside within this single function space. The registers are described in more detail later in this section.
- 2. The location of AGP3.0 configuration registers may either be in the core-logic's Host Bridge or all within a PCI-to-PCI bridge or both.
- 3. It may be possible for a core-logic implementation to place AGP3.0 configuration registers in a Host-Bridge device; it is not known at this time if this will work across various future operating systems or allow a portable software device driver. However, such hardware implementations may be unavoidable and so the AGP3.0 specification allows it.
- 4. Core-logic provides each AGP3.0 Port with a separate, independent Graphics AGP3.0 aperture and GART that is shared by all devices on that port.
- 5. Each AGP3.0 device on a given AGP3.0 Port resides on the bridge's PCI side; each AGP3.0 device has a unique PCI Device address on this interconnect.

AGP3.0 does not, in general, require the support of PCI Peer-to-Peer accesses. Devices needing to share data do it through shared buffers in system memory. Note that the AGP3.0 specification explicitly relaxes some peer-to-peer requirements of the *PCI-to-PCI Bridge Specification*. See the following below. Table 54 describes the requirements. In this table, "AGP3.0<sub>a</sub>" represents one AGP3.0 port in the platform. A "non-AGP3.0<sub>a</sub>" port could be another PCI or a different I/O port. The "type" field represents the transaction on the initiator's port.

Initiated From	Targeted To	Туре	Support
Device(Port == AGP3.0a)	Device(Port != AGP3.0a)	AGP3.0 / PCI Read and Write	Not Required
Device(Port == AGP3.0a)	Device(Port == AGP3.0a)	AGP3.0 / PCI Read and Write	Not Required
Device(Port != AGP3.0a)	Device(Port == AGP3.0a)	AGP3.0 or PCI Read	Not Required
Device(Port != AGP3.0a)	Device(Port == AGP3.0a)	AGP3.0 Fast Write or PCI Write	Required

Table 54: PCI Peer-to-Peer Access

#### 5.2.3 Multiple AGP3.0 Ports

AGP3.0 allows a core-logic implementation to provide multiple AGP3.0 Ports. Each AGP3.0 Port is a bridge device with multiple AGP3.0 devices hanging off the secondary bus. Each Port has a separate Graphics AGP aperture and GART that is independent and not shared with another AGP3.0 Port; however, these are shared across the devices within a single AGP3.0 Port.

## **5.3 AGP Graphics Aperture**

In an AGP3.0 system, driver software and an AGP3.0 device can share large amounts of data through buffers placed in system RAM. A large buffer requires many host processor virtual pages; although host system software ensures that these pages appear contiguous to host software (*virtually contiguous*). It is often difficult for system software to map these virtual pages to contiguous physical pages in system memory (*physically contiguous*). Thus, in the absence of any sort of remapping mechanism, these pages appear non-contiguous to the rest of the system and require scatter/gather hardware in each device that will access the buffers to deal with the discontinuity.

Like AGP, AGP3.0 provides a solution to this problem in the form of an AGP Graphics aperture. The AGP aperture is a physically contiguous range of the physical address space where AGP3.0 Master accesses directed to it are re-mapped (translated) to potentially physically non-contiguous pages. AGP3.0 Master translation is accomplished through the AGP Graphics Aperture Re-mapping Table (GART). For the purposes of translation, the AGP aperture range is split into a series of aligned regions, each such region is termed an AGP aperture page. Each AGP aperture page has a corresponding translation in the GART.




Figure 5-2: AGP Graphics Aperture Model

In general, system software places the AGP aperture above the top of the memory (above the highest byte of actual physical RAM in the system) in a hole that does not conflict with memory-mapped I/O registers of system devices.

AGP3.0 supports AGP3.0 aperture sizes of 4MB and larger; each core-logic implementation indicates which AGP3.0 aperture sizes are supported through the APSIZE register.

Translation (or re-mapping) through the GART is a physical-to-physical translation and is completely independent of virtual-to-physical translation performed by host processors in the system.

An AGP3.0 target (core-logic) may implement a number of Graphics Translation Look-aside Buffers (GTLB) to speed-up translation of AGP3.0 aperture page addresses to system memory locations.

#### 5.3.1 AGP Aperture Page Size

The core-logic implementation is configured by system software to support one, common AGP aperture page size for all pages in the AGP aperture. The core-logic includes a mechanism that allows system software to select that common AGP3.0 aperture page size from a set of supported page sizes. At any given time, one and only one AGP3.0 aperture page size is used for all pages within the AGP aperture.

Core-logic indicates which AGP aperture page sizes are supported through the NEPG register. System software selects one page size from the set of supported AGP aperture page sizes by programming the value into the NEPG.SEL. A core logic implementation must always support an AGP aperture page size of 4 KB; implementations are encouraged, but not required to support other AGP aperture page sizes. (Note that NEPG defaults to selecting 4-KB AGP aperture pages.)

System software populates (maps) each AGP aperture page with a same-sized, naturally aligned region from physical memory. Note that there need be no correspondence between the host processor page size and the AGP aperture page size used by core logic. The only requirement is that each populated AGP aperture page translates to a fully allocated and resident physical memory region that is of equal size and is naturally aligned.

When given the choice, System Software should select the largest AGP aperture Page size that is compatible with operating system memory allocation algorithms. Larger AGP aperture page sizes reduce the size of the GART; allow more freedom in which system pages can be mapped into the AGP aperture; and can allow an implementation to improve the efficiency of GART translations.

#### **5.3.2 AGP Graphics Aperture Requirements**

- 1. To configure the size of the AGP aperture, use the software programmable APSIZE to select the desired AGPaperture size. The selected AGP aperture size causes the low-order bits of APBASE to be read-as-zero, thus forcing natural alignment of the AGP aperture.
- 2. Software sizes and locates the AGPaperture by programming the APBASE base registers (APBASELO and APBASEHI). Core-logic implementations that only support 32-bit physical addressing do not need to implement APBASEHI.
- 3. AGPCTRL aperenb enables translations through the AGP aperture of AGP Master Accesses. When the AGP aperture is disabled, AGP3.0 Master accesses to the AGP aperture range are treated by the Core-logic exactly in the same manner as AGP3.0 Master accesses outside of the AGP aperture.
- 4. System software (and the BIOS) must ensure that the AGP aperture is located within the address range that can be addressed by the AGP device. This range can be determined by checking AGPSTAT.OVER4G and AGPCMD.OVER4G of both AGP Master and Target.
- 5. Core-logic implementations are strongly encouraged to support a range of AGP aperture sizes that span 16MB-256MB. Larger aperture sizes of 1GB or more would be appropriate for higher end workstation platforms.
- 6. All AGP Master accesses that fall within the AGP aperture are translated regardless of protocol when the AGP aperture is enabled; this is termed AGP Master translation.
- 7. The Core-logic must support AGP Master access to locations outside of the AGP aperture.
- 8. The Core-logic is not required by the AGP specification to translate accesses directed to the AGP aperture by a host processor termed *host translation*. Portable AGP3.0 software should not rely upon the existence of host translation.
- 9. If core-logic supports host translation, it reports the capability in AGPSTAT.htrans#. Host-translation

- uses the GART for translation.
- 10. The operation of the AGP Port and AGP Master accesses to system memory function correctly regardless of whether host translation is present in the core-logic.
- 11. It is implementation-dependent whether the core-logic translates accesses directed to the AGP aperture by any system component NOT on the AGP Port including PCI devices on other Buses. Software should not rely on this capability.
- 12. Core-logic indicates which AGP aperture page sizes are supported through the NEPG register. System software selects one page size from the set of supported AGP aperture page sizes by programming the value into the NEPG.SEL.
- 13. A core-logic implementation must always support an AGP aperture page size of 4KB; implementations are encouraged, but not required to support other AGP aperture page sizes. (Note that NEPG defaults to selecting 4KB AGP aperture pages).
- 14. Software must use the procedure described in Section 5.3.5 to relocate and resize the AGP aperture during normal system operation.

#### 5.3.3 GART Overview

The GART is a re-mapping table of translations for accesses to the AGP aperture. The GART resides in system RAM. Each aligned AGP aperture page has a corresponding GART entry, which translates it.

AGP allows the GART to be organized in a DIRECT-MAPPED format; an offset into the AGP aperture is scaled down and used as an index to point directly to a GART entry in the GART.

A GART entry is marked as a valid translation when its corresponding valid bit is set. System software ensures that all GART entries needed to translate AGP aperture addresses are valid. If, when attempting to translate an AGP aperture address, core-logic accesses an invalid GART entry, it performs a platform specific exception action.

AGPCTRL.gtlben controls the caching of GART entries in an implementation-defined GTLB.

#### 5.3.4 GART Requirements

1. The GART resides in the system physical address space and is pointed to by the address in the GARTLO and GARTHI configuration registers. It can be directly accessed by host software using memory or memory-mapped I/O addressing. For sake of discussion:

```
GART_START = (GARTHI << 32) + ( GARTLO & 0xFFFFF000)
```

- 2. The starting location of the GART is always 4KB-aligned.
- 3. When the AGP aperture is enabled. The GART is always enabled; there is no way to turn off the GART without disabling the AGP aperture.
- 4. The core-logic implementation chooses one width for all GART entries; the width is either 32 or 64-bits. The supported widths are reported by AGPSTAT.gart64b; software should program AGPCMD.gart64b to pick the width for operation. See Section 5.8.5 for details. The format of a GART entry is shown below. (This format in conjunction with larger AGP aperture page sizes, allows an implementation to keep using 32-bit GART entries even as physical addresses grow larger than 40-bits. The format is also compatible with the i440BX style GART entries)

```
Let, SPFN[63:0] = Zero_Extend( Target_Physical_Address) >> log2( Aperture_Page_Size)
```

Bit Position	Field	Definition	
0	Valid	When 1, the GART entry is a valid translation. When 0, the GART entry is invalid and accessing the entry for translation causes an implementation specific error condition	
1	Coh	This bit in combination with AGPSTAT.ITA_COH controls coherency support for accesses that use this GART entry. See section 5.4 for details.	
3:2	Rsv	Reserved for future use by the AGP3.0 specification. SBZ <sup>1</sup> .	
11:4	SPFN1	SPFN[27:20]. In a 4KB-GART-page implementation, with 32-bit Physical Addressing, these bits will be '0'	
31:12	SPFN0	SPFN[19:0]. In a 4KB-GART-page implementation, with 32-bit Physic Addressing, these bits will correspond to the bits[31:12] of the target Physical Address.	
		All bits are valid and must be filled in by software.	
63:32	SPFN2	SPFN[59:28]. Only present in a 64-bit width GART entry.	

Table 55: Bit Positions

#### NOTE

<sup>1</sup>Software should write zero to these bits; AGP3.0 requires that a value of zero will always produce backward compatible behavior in all future implementations that define these bits.

The GART must reside in a physically contiguous memory. The size of the entire GART is:

- 5. Each GART entry maps an aligned AGP aperture Page address to an actual physical RAM location.
- 6. Let **M** be the log2 number of bytes in a GART entry (either 2 for 4-byte entries or 3 for 8-byte entries). For an AGP aperture address, A, the corresponding GART entry address is then:

```
entry_address = GART_START + ( ( (A-Aperture_Base) >> log2(Aperture_Page_Size) ) << M
)</pre>
```

- 7. Software may locate the GART anywhere within physical RAM addresses; the GART cannot be located in Memory-Mapped I/O space. The core-logic cannot place constraints on where the GART can be located within physical RAM addresses.
- 8. Core-logic accesses to the GART are not guaranteed to be coherent with host processor caches. In order to avoid having to flush the cache after every GART update, portable system software should place the GART in a range of the physical memory space that is considered un-cacheable by host processors. (A good example is mapping the GART as UC in an Intel® Pentium® II processor). However, the specification does not preclude the placement of the GART in cachable memory space in cases where the coherency is guaranteed through some hardware or software mechanism.
- 9. Attempting to translate an AGP aperture address through an invalid GART entry is a non-recoverable error condition. When this happens, core-logic does the following:

- a) It sets an implementation specific error bit and optionally records the invalid GART entry address in an implementation specific register. These remain latched until explicitly cleared by software or on Power-On-Reset.
- b) Core-logic causes a processor-specific action that is platform dependent.
- c) If the transaction is a read of the AGP aperture, core-logic may either cancel the request or complete the request by returning UNDEFINED data.
- d) If the transaction is a write of the AGP aperture, core-logic cancels the request.
- 10. Core-logic supports modification of the GART during normal system operation provided that software follows the procedure outlined in Section 5.3.5.
- 11. The caching of GART entries in an implementation defined GTLB is controlled by AGPCTRL.gtlben.
- 12. Core-logic must support the aliasing (or mapping) of multiple AGP aperture pages to the same post-translated page. The corresponding gart\_entry.coh bit, if supported, must apply coherency attributes.

#### **5.3.5 Requirements for Modifying GART Entries**

The following steps assume that the core-logic implements a GART Translation Look-aside Buffer (GTLB). A GTLB is not a required feature.

- System software must ensure that all host processor and AGP Master transactions to the AGP Port
  and the AGP aperture that could potentially use the candidate GART entries are suspended. Once
  suspended, system software must ensure that all previous transactions have been flushed from all
  processor write queues that target AGP aperture locations mapped by the candidate GART entries.
- 2. System software writes '0' to AGPCTRL.gtlben using a strongly ordered, un-cacheable write.
- 3. System software is now free to modify GART entries using strongly ordered un-cacheable writes.
- 4. Using mechanisms specific to the operating-system and host processor architecture, system software needs to update any host processor translations that map the AGP Port or AGP aperture which are affected by changes to the GART entries.
- 5. When all modifications are finished, system software issues a strongly ordered, un-cacheable read for the last datum written to system memory; this ensures that all memory changes have propagated.
- 6. System software writes '1' to AGPCTRL.gtlben using a strongly ordered, un-cacheable write.
- 7. Using mechanisms specific to the operating system and host processor architecture, system software resumes AGP Port and AGP aperture transactions on all host processors.

## **5.4 Coherency Requirements**

When the AGP target makes an access from an AGP Master coherent, the target ensures that:

- A read request receives the most current value of the datum from among all host processor caches, memory, and other coherent caching agents in the system;
- A write request's value becomes the most current value of the datum in the system and is made visible to all host processor caches, memory, and other coherent caching agents in the system.

When the AGP target does not make an access from an AGP Master coherent, the target need only update system memory without affecting the state of any caching agent in the system.

When the AGP target is not required to provide a specific coherency for an access, it is unpredictable if the above coherency guarantees are provided for the access; whether coherency is provided can change from moment to moment and implementation to implementation. When no specific coherency is required for an access, software should not rely upon coherency being provided.

Coherency is applied by the AGP Target to addresses generated after GART translations, rather than to the actual Graphics AGP aperture addresses, for access within the Graphics AGP aperture.

Table 56 identifies the actions of the AGP target that apply to any type of protocol access (AGP or PCI) made by an AGP Master:

Inside Graphics Protocol-Type AGPSTAT.ita coh Gart\_entry.coh Coherency Action **Ensured by AGP Target AGP Aperture** (Support for Coherency inside AGP3.0 aperture?) NO Χ Χ Χ Access is coherent Χ YES 1 Access is coherent 1 YES Χ 0 1 Specific coherency not required for Access YES Not PCI-Protocol Χ 0 Access is not coherent YFS PCI-Protocol Χ 0 Specific coherency not required for Access

**Table 56: Coherency Table** 

It is implementation-dependent and outside the scope of the AGP3.0 specification whether a core-logic implementation supports coherency for accesses to the graphics AGP aperture from masters not on the AGP Port.

#### **5.4.1 Coherency of Host Processor Accesses**

The coherency mechanisms described in the AGP3.0 specification do not control nor influence the coherency of any host processor access to any region of physical memory, including the Graphics AGP aperture. Thus, the coherency of a host processor access to a graphics AGP aperture page would ignore the value of the page's gart\_entry.coh bit, and all other such mechanisms described above.

When the AGP Target supports host translation through the AGP aperture (AGPSTAT.htrans# is '0'), it is recommended that software not use GART entries with gart\_entry.coh set to '1'. This mode of operation can result in unpredictable coherency for accesses. The unpredictable nature is because host processor accesses will have coherency applied to the pre-GART address using processor coherency controls. However, AGP Master accesses will have coherency applied to the post-GART address using gart\_entry.coh. Table 57 describes the coherency behavior of the core-logic based on whether host processor accesses are translated or not. All accesses are assumed to target the AGP aperture.

Htrans#	ita_coh	gart_entry_coh	Target response to AGP Access
0	0	X	Non-Coherent access
0	1	0	Non-Coherent access
0	1	1	Coherent access. Core-logic uses Pre-GART address for coherency check. <sup>26</sup> This mode of operation is not recommended.
1	0	X	Non-Coherent access
1	1	0	Non-Coherent access
1	1	1	Coherent access. Core-Logic uses Post-GART address for coherency check.

Table 57: Host translation effect on Core-Logic behavior

## 5.5 System Software Initialization

The operating system initializes AGP3.0 features by performing the following operations:

- 1. Allocate memory for the AGP remapping table.
- 2. Initialize the AGP target's address remapping hardware.
- 3. Set the AGP target and master data transfer parameters.
- 4. Set host memory type for AGP memory.
- 5. Activate policy limiting the amount of AGP memory.

An AGP core-logic driver API will be used for the second item. Refer to the appropriate Operating System device driver interface kit for details.

The third item requires access to configuration registers defined later in this interface specification. Reading bit 4 set to 1 in the Status register at offset 6 indicates the device implements the New

<sup>&</sup>lt;sup>26</sup> Core-logic must ensure that any buffers with post-GART addresses are also included in the coherency check.

Capabilities mechanism as described in the *PCI Local Bus Specification*. The New Capabilities structure is implemented as a linked list of registers containing information for each function supported by the device. AGP status and Command registers are included in the linked list. The structure for the AGP specific ID and structure is illustrated in Figure 5-3.




Figure 5-3: Location of AGP3.0 Capabilities

The operating system and BIOS use configuration registers to initialize AGP3.0 features. Both AGP Master and Target devices in the registers described in the following sections must support these features. The text describes the specific behavior of the target and master with respect to each function.

## 5.6 AGP Registers

The registers described below are a superset of the Core AGP Register set described in Section 2.5. The additional registers described in this Appendix support the following:

- 1. Programming for additional features such as isochronous transactions that are described in Appendix A and B.
- 2. Programming for the GART and AGP aperture setup.

These registers are located in AGP configuration space of the core-logic (also called AGP target) and AGP Device (also called AGP Master). For the core-logic, the AGP configuration space could be entirely in a Host-to-PCI Bridge function and/or a PCI-to-PCI Bridge function.




Figure 5-4: AGP3.0 Configuration Register Space

#### 5.6.1 Register Set Support Requirements

A Target or Master may choose to implement just the Core Specification Register set or the enhanced superset described in the Appendix. *Even when implementing the superset, the implementation needs to only consider the registers that support the <u>core and</u> optional features being included in the design. Note that the Core Register Set described in Chapter 2 is a superset of the current AGP2.0 Register Set and is backward compatible from a legacy software perspective. The enhanced register set described here is a superset of both the AGP Core and the AGP2.0 register set. However, compatibility with legacy software environments cannot necessarily be assumed as GART and AGP aperture programming implementations have varied in the past. Furthermore, enabling of any new features described in the Appendices will require new software.* 

The Major and Minor Revision IDs in the NCAPID register are used to inform software of the register set being implemented. Table 58 shows this relationship.

Table 58: Major/Minor Revisions

Major Revision	Minor Revision	Register Set Support	
2h	Don't Care	AGP2.0 Register Support	
3h or greater	0h-4h	AGP3.0 Core Specification Register Support	
3h or greater	5h-9h	AGP3.0 Appendix Specification Register Support	
3h or greater	Ah-Fh	Reserved for future use	

## **5.7 Register Table Format**

Each Register is specified using the format below:

Table 59: Register Table

Bits	Access	Field	Description
HighBit : LowBit (Zero-origin)	<access></access>	Name	Description
Bit (Zero-origin)	<access></access>	Name	Description

The ACCESS column is of the form:

[READ] - [WRITE] - [DEFAULT]

Table 60 defines the value of each sub-field:

Table 60: Sub-field Table

Field	Value	Meaning	
	R	Read Allowed	
[READ]			
	RZ	Always Read-as-Zero	
	R1	Always Read-as-One	
		Read not allowed	
	W	Write Allowed	
[WRITE]			
	W1C	Write of "1" clears bit to zero	
	IW	Writes Ignored	
	MW	Must Write back what is Read (Write-Under-Mask)	
		Write not allowed	
	D'0	Power-on-Default is Zero	
[DEFAULT]			
	D'1	Power-on-Default is One	
	Dx	Power-on-Default is not specified by AGP	
	D'??	Power-on-Default needs to be specified.	

D'xxxx	Power-on-Default is xxxx	
	Hardwired-Value doesn't need Power-on-default	

## **5.8 Required Master and Target Registers**

#### **5.8.1 PCISTS: PCI STATUS REGISTER**

Offset: 06h

Size: 2 bytes

Table 61: Status Register

Bits	Access	Field	Description	
15:5			See the PCI Local Bus Specification.	
4	R-IW	CAP_LIST	If the CAP_LIST bit is set, the device's configuration space implements a list of capabilities The capability pointer is located at 34h.	
3:0			See the PCI Local Bus Specification.	

#### **5.8.2 CAPPTR: CAPABILITIES POINTER**

Offset: 34h

Size: 1 byte

**Table 62: Capabilities Table** 

Bits	Access	Field	Description	
7:0	R-IW	CAP_PTR	This field contains a byte offset into the device's configuration space containing the first item in the "capabilities list" and is a <i>Read Only</i> register.	

#### **5.8.3 NCAPID: AGP IDENTIFIER REGISTER**

Offset: CAPPTR

Size: 4 bytes

**Table 63: Identifier Table** 

Bits	Access	Field	Description	
31:24	RZ-IW	Reserved	Always returns 0 on read; write	e operations have no effect.
23:20	R-IW- D'0011	MAJOR	Major revision number of AGP3.0 specification this device conforms to. A Value of <b>3 or greater</b> Indicates AGP3.0.	
19:16	R-IW- D'0101	MINOR	Minor revision number of AGP3.0 interface specification to which this device conforms. Range for minor revision for Appendix (Enhanced) register specifications is 5h-9h. First release will use 5h	
15:8	R-IW-Dx	NEXT_PTR	Pointer to next item in capabilities list. Must be NULL for final item in list.	
7:0	R-IW- D'CAPID Value	CAP_ID	The value of this field is determined as follows:  Location of Registers CAPID Value	
			AGP Target Host –to-PCI Bridge	00000010
			AGP Target PCI-to-PCI Bridge	NEW ID
			AGP Master	0000010

AGP CAP\_ID is retained for backward compatibility for configuration registers located in the Host Bridge. A new CAP-ID will be used for configuration registers located in a P2P Bridge. The **NEXT\_PTR** field contains a pointer to the next item in the list. The **NEXT\_PTR** field in final list item must contain a NULL pointer.

## **5.8.4 AGPSTAT: AGP STATUS REGISTER**

Offset: CAPPTR + 04h

Table 64: Status Register

Bits	Access	Field		Description	
31:24	MST: R1-W TGT: R-IW-Dx	RQ	command requests	e RQ field contains the maximum num (both asynchronous and isochronou rget. "0" means a depth of 1 entry, whiles.	s) that can be
23:18	RZ-IW	Reserved	Always returns 0	when read; write operations have	no effect.
17	R-IW-Dx	ISOCH	TARGET & MASTE	R:	
		SUPPORT	'0' = Isoch transacti	ions not supported	
			'1' = Isoch transacti	• •	
			Note:		
				onal NISTAT and NICMD registers are uld be ignored by software.	not implemented
				not supported when 4x speed operati is happens this bit will be forced by h	
16	RZ-IW	Reserved	Always returns 0 v	when read; write operations have no	effect.
15:13	MST: RZ-W TGT: R-W-Dx	ARQSZ	bytes minus 4 to be issue a group of se total to this size and Optimum_request_s	OG2 of the optimum asynchronous recursed with the target. The MASTER's quential back-to-back asynchronous of for which the group is naturally alignated as 2 ^ (ARQSZ+4)	hould attempt to requests that ned to.
12:10	R-IW-Dx	CAL_Cycle	MASTER & TARG	ET: Specifies required period for	core-logic
			initiated bus cycle	e for calibrating I/O buffers.	-
			CAL_CYCLE	Period	-
			000	4 ms	_
			001	16ms 64 ms	-
			011	256 ms	1
			100-110	Reserved for future use	
			111	Calibration Cycle Not Needed	
9	R1-IW	Reserved (SBA)	AGP3.0 devices a	when read; write operations have are required to support side band ting in AGP 2.0 compatibility mod	addressing,
8	MST: RZ-W TGT: R-W-Dx	ITA_COH	TARGET ONLY: When '1', the AGP3.0 target ensures that accesses from an AGP Master are made coherent with host processor caches and other caching agents in the system if the following are met:		
			Access is Inside Th	e AGP aperture (ITA)	
			Access has corresp	conding gart_entry.coh bit set	
7	MST: RZ-W TGT: R-W-Dx	GART64B		nen '1', Core-logic can support 64-bit nly 32-bit GART entries are supported	

1		1			Ke
Bits	Access	Field		Descripti	on
6	MST: RZ-W TGT: R-IW-Dx	htrans#	accesses through the host processor accessor accessor accessor accessored to the solely used for the	ne AGP aperture. NO resses is a platform re purpose of suppo re feature may not p	translate host processor TE: Core-logic translation of a specific feature and is rting legacy OS. Drivers ort to platforms that do not
5	R-IW	OVER4G <sup>27</sup>	If set, this device su	pports addresses gre	eater than 4 GB.
4	R-IW	FW			Master or Target supports tional for both Master and
3	R-IW	AGP3.0_MODE	reset, see section AGP3.0_MODE = field (AGPCMD[2:	2.4.2 for details. N 0, the RATE field (A 0]) in both the mas AGP Interface Spec	Set by hardware on power-up lote that when GPSTAT [2:0]) and DRATE ter and target must function cification V2.0 for compatibility
2:0	R-IW	RATE	Data Rate Support (RATE) -		
			AGPSTAT[3]	Code	Speed Supported
			0	XXX	See AGP2.0 Specs
			1	001	4x
			1	010	8x
			1	011	4x, and 8x
			1	All other codes	Reserved

<sup>&</sup>lt;sup>27</sup> If Target (Core-Logic) sets OVER4G it must support >32bit address PCI cycles generated by the Master using DAC. See PCI Local Bus Specification V2.2 for details. However, support of outbound DAC transactions from the core-logic to the graphics card is optional.

#### 5.8.5 AGPCMD: AGP COMMAND REGISTER

Offset: CAPPTR + 08h

**Table 65: Command Register** 

maximum number of AGP command requests (both asynchronous and isochronous) that the master is allowed to "enqueue" in the target. "0" means a dept one entry, while FFh means a depth of 256 entries.  For a given AGP Port, the sum of all Masters' adjuste AGPCMD.PRQ must be less than or equal to the targe adjusted AGPSTAT.RQ:  (TARGET.RQ +1) >= (MASTER[i].PRQ + 1) + (MASTER[i+1].PRQ + 1) +	Bits	Access	Field	Description
AGPCMD.PRQ must be less than or equal to the targ adjusted AGPSTAT.RQ:  (TARGET.RQ +1) >= (MASTER[i].PRQ + 1) + (MASTER[i+1].PRQ + 1) + (MASTER[i+1].P	31:24	-	PRQ	asynchronous and isochronous) that the master is allowed to "enqueue" in the target. "0" means a depth of
23:17 RZ-MW Reserved Always returns 0 when read; write operations have no effect.  16 RZ-MW Reserved Always returns 0 when read; write operations have no effect.  15:13 MST: R-W-D'0 TGT: RZ-IW-D'0  15:14 MST: RZ-IW-D'0  TGT: RZ-IW-D'000  TGT: RZ-W-D'000  PCAL_Cycle  TARGET ONLY: Programmed based on ARQSZ in TARGET is AGPSTAT[15:13]. LOG2 of the optimum asynchronous request size in bytes minus 4 to be us with the target. The MASTER should attempt to issue group of sequential back-to-back asynchronous request to this size and for which the group is natural aligned to.  Optimum_request_size = 2 ^ (PARQSZ+4)  If ARQSZ is zero, then the target has no recommendate the value in Callogation of the condition of the smaller the value in CAL_CYCLE from Master's/TARGET's AGPSTAT. The translations of the encoding remain the same as in CAL_CYCLE.  PCAL_CYCLE is set to 111 by s/w when both Master				For a given AGP Port, the sum of all Masters' adjusted AGPCMD.PRQ must be less than or equal to the target's adjusted AGPSTAT.RQ:
Always returns 0 when read; write operations have neeffect.  RZ-MW  Reserved  Always returns 0 when read; write operations have neeffect.  Always returns 0 when read; write operations have neeffect. Future use reserved.  MST: R-W-D'0  TGT: RZ-IW-D'0  TARGET ONLY: Programmed with period for core-log initiated bus cycle for calibrating I/O buffers for both master and target. The default value is based on chip requirements. This value is updated with the smaller the value in CAL_CYCLE from Master's/TARGET's AGPSTAT. The translations of the encoding remain the same as in CAL_CYCLE.  PCAL_CYCLE is set to 111 by s/w when both Master				(TARGET.RQ +1) >=(MASTER[i].PRQ + 1) + (MASTER[i+1].PRQ + 1) +
15:13  MST: R-W-D'0 TGT: RZ-IW-D'0 D'0  MST: RZ-IW-D'0 TGT: RZ-IW-D'0 D'0  MST: RZ-IW-D'0 TGT: RZ-IW-D'0 TGT: RZ-IW-D'0 TGT: RZ-IW-D'0 D'0  MST: RZ-IW-D'0 TGT: RZ-IW-D'0 TGT: RZ-IW-D'0  MST:				Target: IGNORED.
### deficit of the process of the pr	23:17	RZ-MW	Reserved	Always returns 0 when read; write operations have no effect.
TARGET'S AGPSTAT[15:13]. LOG2 of the optimum asynchronous request size in bytes minus 4 to be us with the target. The MASTER should attempt to issue group of sequential back-to-back asynchronous request that total to this size and for which the group is natura aligned to.  Optimum_request_size = 2 ^ (PARQSZ+4)  If ARQSZ is zero, then the target has no recommendate the value of the core-log initiated bus cycle for calibrating I/O buffers for both master and target. The default value is based on chip requirements. This value is updated with the smaller the value in CAL_CYCLE from Master's/TARGET'S AGPSTAT. The translations of the encoding remain the same as in CAL_CYCLE.  PCAL_CYCLE is set to 111 by s/w when both Master	16	RZ-MW	Reserved	Always returns 0 when read; write operations have no effect. Future use reserved.
12:10  MST: RZ-IW TGT: R-W- D'000  PCAL_Cycle  TARGET ONLY: Programmed with period for core-log initiated bus cycle for calibrating I/O buffers for both master and target. The default value is based on chip requirements. This value is updated with the smaller the value in CAL_CYCLE from Master's/TARGET's AGPSTAT. The translations of the encoding remain the same as in CAL_CYCLE.  PCAL_CYCLE is set to 111 by s/w when both Master.	15:13	TGT: RZ-IW-	PARQSZ	TARGET's AGPSTAT[15:13]. LOG2 of the optimum asynchronous request size in bytes minus 4 to be used with the target. The MASTER should attempt to issue a group of sequential back-to-back asynchronous requests that total to this size and for which the group is naturally aligned to.
TGT: R-W-D'000  TGT: R-W-D'000  initiated bus cycle for calibrating I/O buffers for both master and target. The default value is based on chip requirements. This value is updated with the smaller the value in CAL_CYCLE from Master's/TARGET's AGPSTAT. The translations of the encoding remain the same as in CAL_CYCLE.  PCAL_CYCLE is set to 111 by s/w when both Master				If ARQSZ is zero, then the target has no recommendation.
	12:10	TGT: R-W-	PCAL_Cycle	master and target. The default value is based on chipset requirements. This value is updated with the smaller of the value in CAL_CYCLE from Master's/TARGET's AGPSTAT. The translations of the encoding remain the
raiget nave AGI OTAT.OAL_OTOLL = TTT.				PCAL_CYCLE is set to 111 by s/w when both Master and Target have AGPSTAT.CAL_CYCLE = 111.
with AGP interface specification V2.0. AGP3.0 device	9	R-W-D'0	SBA_ENABLE	This must be a read/write bit for software compatibility with AGP interface specification V2.0. AGP3.0 devices are required to support side band addressing, so this must be set to 1 'b by the software when AGPSTAT[3] = 1.
8 R-W-D'0 AGP_ENABLE Master: Setting the AGP_ENABLE bit allows the master.	8	R-W-D'0	AGP_ENABLE	Master: Setting the AGP_ENABLE bit allows the master to

Bits	Access	Field	Description
DITS	Access	riela	<ul> <li>initiate AGP operations. When cleared, the master cannot initiate AGP operations.</li> <li>Target: Setting the AGP_ENABLE bit allows the target to accept AGP operations. When cleared, the target ignores incoming AGP operations. Notes:</li> <li>1. The target must be completely configured and enabled before the master is programmed.</li> <li>2. A device can make no assumptions as to the sequence of command field programming, except that AGP_ENABLE is the last bit set. Concurrently setting all command fields and the AGP_ENABLE bit using a single 32-bit write is also permitted.</li> <li>3. This bit must not be cleared in the target until it has been cleared in the master. There should be no outstanding SBA requests in the target when the bit is cleared.</li> </ul>
7	MST: RZ-IW TGT: R-W-D'0	GART64B	The AGP_ENABLE bit is cleared by power-on-reset.  TARGET ONLY: Value is dependent by what is programmed in AGPSTAT.gart64b as follows:
			<ul> <li>If AGPSTAT.Gart64b is a 0 then AGPCMD.Gart64b will be forced to 0 and is Read-Only.</li> <li>If AGPSTAT.Gart64b=1, the AGPCMD.Gart64b is R/W and software can set it to 1 for 64 bit entries or leave it at its default value of 0 for 32 bit entries.</li> </ul>
6	RZ-MW	Reserved	Always returns 0 when read; write operations have no effect.
5	R-W-D'0	OVER4G	Master: Setting the OVER4G bit allows the master to initiate AGP3.0 Requests to addresses above the 4 GB address boundary. When cleared, the master is only allowed to access addresses in the low 4 GB of the address space.  Target: Setting the OVER4G bit enables the target to accept a Type 4 command and to utilize A[35::32] for a
4	R-W-D'0	FW_ENABLE	Type 3 command.  MASTER & TARGET: When set to 1, FW is enabled in Master or Target.
3	RZ-MW	Reserved	Always returns '0' on reads. Writes are ignored.

Bits	Access	Field	Description
2:0	R-W-D'000	DRATE	Data Rate Enable (DRATE) - The setting of these bits determines the data transfer rate. One (and only one) bit in this field must be set to indicate the desired data transfer rate. The same bit must be set on both master and target. The encoding below assumes AGP3.0_Mode is set in AGPSTAT
			Encoding Meaning
			001 4X Data Transfer Mode
			010 8X Data Transfer Mode
			100 Reserved

#### **5.8.6 NISTAT: AGP ISOCHRONOUS STATUS REGISTER**

This register is accessible in the Target only if the Target's AGPSTAT.isoch\_support bit is set. Similarly, the register is accessible in the Master only if the Master's AGPSTAT.isoch\_support bit is set. When the isoch\_support bit is not set, reads to this register will return undefined data and writes will have no effect. How the core-logic responds to Isochronous transactions when the Isoch\_support bit is not set is undefined. Refer to the AGP Status Register, AGPSTAT, for register set definition.

Offset: CAPPTR + 0Ch

Table 66: Status Register

Bits	Access	Field	Description
31- 24	RZ-IW	Reserved	Reserved. Reads return zeros; writes are ignored
23:16	R-IW-Dx	MAXBW <sup>28</sup>	Maximum Bandwidth (both asynchronous and isochronous) of the device per us in units of 32 bytes. If this field is all "0s," it should be ignored.
			TARGET: Maximum bandwidth that the target can support.  MASTER: Maximum bandwidth required by the Master.
15:8	R-IW-Dx	ISOCH_N	Maximum number of isochronous transactions in a single isochronous period.
			<b>Target:</b> This is the maximum that the target can accept at its corresponding isochronous payload size (NICMD.PISOCH_Y). Must be at least 1.
			In the target, each ISOCH "Y" has a corresponding ISOCH "N". The value reported in NISTAT.ISOCH_N is controlled by the value in NICMD.PISOCH_Y (which defaults to NISTAT.ISOCH_Y).
			After software configures the target's NICMD.PISOCH_Y, it can then read the target's corresponding ISOCH "N" here.
			<b>Master:</b> This is the maximum number required by the master at its corresponding isochronous payload size (ISOCH_Y).
7:6	R-IW-Dx	ISOCH_Y	Target and Master: Isochronous payload sizes supported. Encoded as:
			'00' 32bytes, 64bytes, 128bytes, 256bytes '01' 64bytes, 128bytes, 256bytes '10' 128bytes, 256bytesand greater '11' 256bytes

<sup>&</sup>lt;sup>28</sup> MAXBW should be used by configuration software for the allocation of PISOCH\_N and PRQ parameters when dividing the available bandwidth among several devices.

Bits	Access	Field	Description
31- 24	RZ-IW	Reserved	Reserved. Reads return zeros; writes are ignored
5:3	MST: RW- D101'b TGT: R-IW- Dx	ISOCH_L	Target: Maximum isochronous data transfer latency in units of isochronous periods (1 us). Allowable values are 1 to 5.  Master: Software should write the value of Target's ISOCH_L into this field. Master may use this value if needed although it can always use a default max value of 5 for ISOCH_L.
2	RZ-IW	Reserved	Reserved
1:0	R-W1C/D'0	Isoch-ErrorCode	TARGET: 00 = No Error/ 01 = Isoch Req Overflow <sup>29</sup> / 10 = Reserved/ 11 = Reserved  MASTER: 00 = No Error/ 01 = Read Buffer under-run <sup>30</sup> / 10 = Write Buffer Overflow <sup>31</sup> / 11 = Reserved

The calculation of NICMD.PISOCH\_Y, NICMD.PISOCH\_N, and NICMD.PRQ are very dependent upon fields in AGP\_STAT and NISTAT. Refer to Section 4.1.10 for possible methods in calculating these fields.

<sup>&</sup>lt;sup>29</sup> Indicates that the number of isochronous requests from master has exceeded isoch request queue in target.

<sup>&</sup>lt;sup>30</sup> Indicates that the target has failed to return isochronous read data in a timely manner resulting in a read buffer under-run.

<sup>&</sup>lt;sup>31</sup> Indicates that the target has failed to fetch isochronous write data from the master in a timely manner resulting in this error.

#### 5.8.7 NICMD: AGP ISOCHRONOUS COMMAND REGISTER

This register is accessible in the Target only if the Target's AGPSTAT.isoch\_support bit is set. Similarly, the register is accessible in the Master only if the Master's AGPSTAT.isoch\_support bit is set. When the isoch\_support bit is not set, reads to this register will return undefined data and writes will have no effect.

Offset: CAPPTR + 20h

**Table 67: Command Register** 

Bits	Access	Field	Description
15:8	MST: R-W- D'0 TGT: RZ-IW	PISOCH_N	MASTER: Software programs this field with the maximum number of isochronous transactions that the master is allowed to request from the target in a single isochronous period. It includes both Read and Write requests.
			Target: IGNORED
7:6	R-W	PISOCH_Y <sup>32</sup>	Software programs this field with the Isochronous payload size to be used by all AGP3.0 devices; software ensures it is the same value for all AGP3.0 devices. It should be set to the smallest size (NISTAT.ISOCH_Y) that is supported by all devices AND satisfies the bandwidth requirements for all ports. It is encoded in the same way as NISTAT.ISOCH_Y.
			Master: Default value is master's NISTAT.ISOCH_Y. Software can modify value based on the smallest payload size acceptable to all devices. Changing PISOCH_Y from default would require software to re-calculate ISOCH_N for the master in order to ensure that the isochronous throughput requirements are met. This is because the master's throughput requirement is determined by (NISTAT.ISOCH_Y) * (NISTAT.ISOCH_N). Target: Default value is NISTAT.ISOCH_Y
			In the target, each ISOCH "Y" has a corresponding ISOCH "N". Since PISOCH_Y overrides the value in NICMD.ISOCH_Y, the target must re-compute (in hardware) the value of NISTAT.ISOCH_N based on the new PISOCH_Y. The algorithm is implementation specific.
			Software must first write the final value in PISOCH_Y in target prior to looking at the target's NISTAT.ISOCH_N. It must also re-calculate the master's ISOCH_N based on the final value of PISOCH_Y.

<sup>&</sup>lt;sup>32</sup> PISOCH\_Y applies to Isoch Read and Writes. For Isochronous Writes, the AGP Master must queue 2 and 4 consecutive 64 byte requests to handle PISOCH\_Y of 128 and 256 bytes respectively.

Rev. 1.0

Bits	Access	Field	Description
5:0	RZ-IW	Reserved	Reserved

The calculation of NICMD.PISOCH\_Y, NICMD.PISOCH\_N, and NICMD.PRQ are very dependent upon fields in AGPSTAT and NISTAT. Refer to Section 4.1.10 for possible methods in calculating these fields.

## **5.9 Required Target Registers**

#### 5.9.1 APBASELO: AGP APERTURE BASE LOW ADDRESS REGISTER

Offset: 10h

Table 68: Aperture Base Low Address Register

Bits	Access	Field	Description
31:22	R-W-D'0	AddressLo	Address[31:22] of the AGP3.0 Aperture Address.
			Writes to APBASELOW will be dictated by the programmed value in Apsize. APSIZE[11:8] controls APBASELOW[31:28] while APSIZE[5:0] controls APBASELOW[27:22]. Each bit in APBASELOW[31:22] will be R/W <i>only</i> when the corresponding bit in APSIZE is set to 1. Otherwise that bit in APBASE will be READ-ONLY and its value will be forced to 0. See section 5.9.4.
			Note that some older implementations may not actually force APBASELOW register bits to 0 when corresponding APSIZE bits are a 0. However, the actual internally used AGP Aperture Base address will have these bits set to 0.
			To ensure portable software, the recommended programming sequence is as follows:  1) Set the bits in APSIZE to 1 to make R/W. 2) Clear APBASELOW 3) Program APSIZE 4) Program APBASELOW
21:4	RZ-IW	Zero	Bits are hardwired to zero. This forces minimum AGP3.0 aperture size to be 4MB or greater.
3	R1-IW	Prefetchable	Hardwired to '1' to identify the Graphics AGP3.0 aperture range as prefetchable i.e. there are no side effects on reads, the device returns all bytes on reads regardless of the byte enables, and Core-logic may merge host processor writes into this range without causing errors.
2:1	R-IW-Dx	Туре	AGP3.0 allows the target to support either a 64-bit or a 32-bit Base Address Register for APBASE. This is encoded as:
			'00' 32-bit Base Address Register; AGP3.0 aperture can be located anywhere within a 32-bit address space
			'10' 64-bit Base Address Register ; AGP3.0 aperture can be located anywhere within a 64-bit address space

Bits	Access	Field	Description
0	RZ-IW	Memory	Hardwired to zero to indicate that the Graphics AGP3.0 aperture must reside in "Memory" space – as defined by the PCI Local Bus Specification.

#### 5.9.2 APBASEHI: AGP APERTURE BASE ADDRESS HIGH REGISTER

This register is only available when AGPSTAT.over4G bit is set. . When the AGPSTAT.over4G bit is not set, reads to this register will return undefined data and writes will have no effect.

Offset: 14h

Table 69: Base Address

Bits	Access	Field	Description
31:0	R-W-D'0	AddressHi	Address[63:32] of the AGP aperture address. Used only if APBASELO[2:1] select a 64-bit Base Address Register; otherwise this register is ignored.

## **5.9.3 AGPCTRL: AGP CONTROL REGISTER**

Offset: CAPPTR + 10h

Size: 4 bytes

**Table 70: Control Register** 

Bits	Access	Field	Description
31:24	RZ-MW	Reserved	Reserved For Future AGP3.0 Architectural Core-logic Features
23:16	R-MW-Dx	Reserved	Reserved For Implementation-Specific Core-logic Features
15:10	RZ-MW	Reserved	Reserved For Future AGP3.0 Architectural Core-logic Features
9	R-W-D'0	CAL_CYCLE_DIS	When set to '1', calibration cycle operation is disabled by the core-logic. Note that calibration cycle should be automatically disabled by core-logic when not in AGP3.0 mode of operation (see AGPSTAT[3])
8	R-W-D'0	APERENB	This bit controls the enabling of the graphics AGP aperture for the AGP3.0 Port. When this bit is '1', the AGP aperture is enabled; when '0' the AGP aperture is disabled.
7	R-W-D'0	GTLBEN <sup>33</sup>	GTLB Enable (GTLBEN) - This bit is available only if the core-logic implements a Graphics Translation Look-aside Buffer (GTLB). If no GTLB is implemented this bit is hardwired to '0'. When set to 1 this bit enables normal operations of the Graphics Translation Lookaside Buffer. If it is zero (default) the GTLB is flushed by clearing the valid bits associated with each entry. In this mode of operation all accesses that require translation bypass the GTLB. All requests that are positively decoded to the graphics AGP aperture force the Core-logic to access the translation table in main memory before completing the request. Translation table entry fetches will not be cached in the GTLB.
6:0	R-MW-Dx	Reserved	Reserved For Implementation-Specific Core-logic Features

139

### **5.9.4 APSIZE: AGP APERTURE SIZE**

Offset: CAPPTR + 14h

Table 71: Aperture

Bits	Access	Field	Description
15:12	RZ-MW	Reserved	Reserved
11:0	R-W- D'111100	APSIZE	APSIZE[11:0] determines the status of APBASE[31:22] as follows:
	000000	00	APSIZE[n] = 0 forces APBASE[22+n] to 0 when 0<=n=<5
			APSIZE[n] = 0 forces APBASE[22+(n-2)] to 0 when 8<=n=<11
			APSIZE[n] = 1 allows APBASE[22+n] is R/W programmable when 0 <n<5< td=""></n<5<>
			APSIZE[n] = 1 allows APBASE[22+(n-2)] is R/W programmable when 8<=n=<11
			For legacy compatibility, APSIZE[7:6] should always be 00 and are not used.
			APSIZE[11:0] have the following legal codes:
			Bits: 11 10 9 8 7 6 5 4 3 2 1 0 Aperture Size
			1 1 1 1 0 0 1 1 1 1 1 1 4MB
			1 1 1 1 0 0 1 1 1 1 1 0 8MB
			1 1 1 1 0 0 1 1 1 1 0 0 16MB
			1 1 1 1 0 0 1 1 1 0 0 0 32MB
			1 1 1 1 0 0 1 1 0 0 0 0 64MB
			1 1 1 1 0 0 1 0 0 0 0 0 128MB
			1 1 1 1 0 0 0 0 0 0 0 0 256MB Default
			1 1 1 0 0 0 0 0 0 0 0 512MB
			1 1 0 0 0 0 0 0 0 0 0 1024MB
			1 0 0 0 0 0 0 0 0 0 0 2048MB
			0 0 0 0 0 0 0 0 0 0 0 0 4096MB
			A given core logic implementation may have a partial range of aperture sizes from the above table. The following rules apply:
			There must be a single contiguous range of aperture sizes from the table above. –i.e. no gaps.
			Max Aperture Size: If this is different from the max in the above table, the core logic must hardwire the

Bits	Access	Field	Description
			<ul> <li>"1s" for the APSIZE encoding for its maximum aperture size. For e.g. if core logic supports 256MB max, it must hardwire APSIZE[11:8] to '1'. Writes to these bits will have no effect.</li> <li>Min Aperture Size: If this is different from the table above, the core logic must hardwire the "0s" in the encoding for its min aperture size. For e.g. if min supported size is 16MB, APSIZE[1,0] must be hardwired to '0. Write will have no effect.</li> </ul>
			The above scheme forces the aperture to be always naturally aligned to the selected aperture size.

#### 5.9.5 NEPG: AGP ENABLED APERTURE PAGE SIZE

Offset: CAPPTR + 16h

Size: 2 bytes

Table 72: Enabled Page

Bits	Access	Field	Description
15:12	R-W- D'0000 <sup>20</sup>	SEL.	Size Select (SEL) selects the AGP aperture Page Size from field <b>N.</b> For example, if SEL = 0111b, this will select NEPG[7] or an aperture Page Size of 512KB if the bit is set. Default for SEL = 0 is N = 0 or 4KB Page Size support.
			If the following requirements are not met for the value of NEPG.SEL it is unpredictable which AGP aperture Page size, if any, is selected:
			SEL ranges from b'0000 to b'1010 (all other values undefined)
			NEPG[SEL]] must be '1'.
11	RZ-MW	Reserved	Reserved
10:0	R-W	N	NEPG[bit N] indicates whether the Core-logic implementation supports an AGP3.0 aperture Page size of (2 ^ (N+12)).
			If NEPG[bit N] is '1', then the corresponding AGP aperture page size is supported; if '0' then the size is not supported.
			For example, if NEPG bit 7 is set, then the implementation supports an AGP aperture page size of (2 ^ (7+12)) or 512KB.
			NEPG[6] must be '1' by all implementations to support 4 KB page size.  The largest page size supportable is 4MB.
			4KB page must always be supported. This means NEPG[0] must = 1 for all core-logic implementations.

 $<sup>^{20}</sup>$  If an implementation supports only 1 page size (4KB) , then this field may be implemented as Read-Only.

141

#### **5.9.6 GARTLO: AGP GART POINTER**

Offset: CAPPTR + 18h

Size: 4 bytes

#### **Table 73: GART Pointer**

Bits	Access	Field	Description
31:12	RW-D'0	baselo	Bits[31:12] of the start of the Graphics AGP aperture Remapping Table (GART). As a minimum the GART must be aligned on a 4KB boundary
11:4	RZ-IW	Reserved	Reserved
3:0	RZ-IW	Reserved	Reserved

#### 5.9.7 GARTHI: AGP GART POINTER HIGH

Offset: CAPPTR + 1Ch

**Table 74: AGP Gart Pointer** 

Bits	Access	Field	Description
31:0	R-W-D'0	basehi	Bits[63:32] of the start of the Graphics AGP aperture Remapping Table (GART). Software writes all zeroes in this register for systems that only support 32-bit physical addresses.

## 6 Appendix C: Glossary of Terms

Term	Definition
Common Clock Transfer	A transfer across an interface between two agents that is synchronized to a clock that is common to both and is matched in phase and frequency.
Core-logic	The core-logic that has the host platform's AGP3.0 bridge.
Motherboard	This is a general term referring to the PC board that includes the components of the Corelogic and the AGP connector.
MT/s	Million Transfers/second where the size of the transfer is determined by the width of the interface. So, in AGP3.0 the data bus does a maximum of (8x)533 MT/s, which on a 4-byte interface translates to 2 Gbytes/s.
AGP3.0 Card, Graphics Card	These refer to the Graphics Card that is installed into the AGP3.0 Connector.
AGP3.0 Master, AGP3.0 Device	The graphics chip that initiates AGP transactions.
AGP3.0 Mode	The mode in which the AGP3.0 signaling and features are enabled.
AGP3.0 Target	The core-logic during any AGP transaction. The graphics chip can also function as target during core-logic initiated PCI transactions.
AGP3.0 Transactions	Transactions on the AGP Interface using the AGP protocol semantics initiated by the AGP Master using the Side-Band Address Interface. The core-logic initiated Fast-Write transaction also falls under the category of AGP Transaction.
DBI	Dynamic Bus Inversion. Scheme using dynamic inverting of data bits based on transition history in order to limit the maximum number of simultaneous transitions.
PCI Transactions	Any transaction on either the AGP or PCI interfaces that use the PCI protocol semantics.
Source Synchronous Transfer	A transfer across an interface between two agents where the sender transmits a strobe along with the data to capture and hold the data at the receiver.
Universal AGP3.0 Card	A graphics card that supports both AGP3.0 and AGP1.5 V signaling and protocols.
Universal AGP3.0 Motherboard	A motherboard that supports both AGP3.0 and AGP1.5 V signaling and protocols.
Block-Level Flow Control	This is used by the AGP Master to control the flow of data to or from the AGP target during the actual data transfer phase. The mechanism used is suppression of TRDY during cycles known as "throttle points" in the data phase. For a description of throttle points refer to the AGP2.0 interface specification.
Buffer-Full Flow Control	This is used by the AGP Master or Target (in the case of Fast Writes) to stall the start of new data transfer transaction. The signals used for this purpose are RBF and WBF. For a detailed description of using RBF and WBF refer to the AGP2.0 interface specification.