4 Megabit (512K x8) Multi-Purpose Flash SST39SF040



Preliminary Specifications

FEATURES:

- Organized as 512K X8
- Single 5.0V Read and Write Operations
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption:
 - Active Current: 10 mA (typical)
 - Standby Current: 30 μA (typical)
- Sector-Erase Capability
 - Uniform 4 KByte sectors
- Fast Read Access Time:
 - 45, 55 and 70 ns
- · Latched Address and Data

• Fast Erase and Byte-Program:

Sector-Erase Time: 18 ms typical
Chip-Erase Time: 70 ms typical
Byte-Program Time: 14 µs typical
Chip Rewrite Time: 8 seconds typical

- Automatic Write Timing
 - Internal V_{PP} Generation
- End-of-Write Detection
 - Toggle Bit
 - Data# Polling
- TTL I/O Compatibility
- JEDEC Standard
 - Flash EEPROM Pinouts and command sets
- Packages Available
 - 32-Pin PDIP
 - 32-Pin PLCC
 - 32-Pin TSOP (8mm x 14mm)

PRODUCT DESCRIPTION

The SST39SF040 is a 512K x8 CMOS Multi-Purpose Flash (MPF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39SF040 device writes (Program or Erase) with a 5.0V power supply. The SST39SF040 device conforms to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST39SF040 device provides a maximum Byte-Program time of 20 µsec. The entire memory can be erased and programmed byte-by-byte typically in 8 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, the SST39SF040 device has on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the SST39SF040 device is offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST39SF040 device is suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, the SST39SF040 device significantly improves performance and reliability, while lowering power consumption. The SST39SF040 inherently uses less energy during erase and program than alternative flash technolo-

gies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. The SST39SF040 device also improves flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST39SF040 device is offered in 32-pin TSOP and 32-pin PLCC packages. A 600 mil, 32-pin PDIP is also available. See Figures 1, 2 and 3 for pinouts.

Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.



Preliminary Specifications

Read

The Read operation of the SST39SF040 device is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 4).

Byte-Program Operation

The SST39SF040 device is programmed on a byte-bybyte basis. The Program operation consists of three steps. The first step is the three-byte-load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 us. See Figures 5 and 6 for WE# and CE# controlled Program operation timing diagrams and Figure 15 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte-command load sequence for Software Data Protection with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The address lines A12-A18 will be used to determine the sector address. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 9 for timing waveforms. Any commands written during the Sector-Erase operation will be ignored.

Chip-Erase Operation

The SST39SF040 device provides a Chip-Erase operation, which allows the user to erase the entire memory array to the "1's" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte Software Data Protection command sequence with Chip-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 10 for timing diagram, and Figure 18 for the flowchart. Any commands written during the Chip-Erase operation will be ignored.

Write Operation Status Detection

The SST39SF040 device provides two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data#Polling (DQ $_7$) and Toggle Bit (DQ $_6$). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ_7 or DQ_6 . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling (DQ7)

When the SST39SF040 device is in the internal Program operation, any attempt to read DQ₇ will produce the complement of the true data. Once the Program operation is completed, DQ₇ will produce true data. The device is then ready for the next operation. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 6 for Data# Polling timing diagram and Figure 16 for a flowchart.



Preliminary Specifications

Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating 0's and 1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8 for Toggle Bit timing diagram and Figure 16 for a flowchart.

Data Protection

The SST39SF040 device provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

 \underline{V}_{DD} <u>Power Up/Down Detection</u>: The Write operation is inhibited when V_{DD} is less than 2.5V.

<u>Write Inhibit Mode</u>: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST39SF040 provides the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., program and erase. Any Program operation requires the inclusion of a series of three byte sequence. The three byte-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation

requires the inclusion of six byte load sequence. The SST39SF040 device is shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode, within T_{RC} .

Product Identification

The product identification mode identifies the device as the SST39SF040 and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware operation is typically used by a programmer to identify the correct algorithm for the SST39SF040 device. Users may wish to use the software product identification operation to identify the part (i.e., using the device code) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for software operation, Figure 11 for the software ID entry and read timing diagram and Figure 17 for the ID entry command sequence flowchart.


TABLE 1: PRODUCT IDENTIFICATION TABLE

	Address	Data
Manufacturer's Code	0000H	BF H
Device Code	0001H	B7 H


398 PGMT1.0


Product Identification Mode Exit/Reset


In order to return to the standard read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Exit ID command sequence, which returns the device to the Read operation. Please note that the software reset command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform and Figure 17 for a flowchart.













Preliminary Specifications

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A ₁₈ -A ₀	Address Inputs	To provide memory addresses. During Sector-Erase A ₁₈ -A ₁₂ address lines will select the sector.
DQ ₇ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V_{DD}	Power Supply	To provide 5.0V (± 10%) supply
Vss	Ground	

398 PGMT2.0

Table 3: Operation Modes Selection

Mode	CE#	OE#	WE#	A9	DQ	Address
Read	V _{IL}	VIL	VIH	A _{IN}	D _{OUT}	Ain
Program	V _{IL}	VIH	VIL	AIN	D _{IN}	Ain
Erase	VIL	VIH	VIL	Χ	X	Sector address, XXh for Chip-Erase
Standby	V _{IH}	X	X	Χ	High Z	X
Write Inhibit	X	V _{IL}	X V _{IH}	X X	High Z/D _{OUT} High Z/D _{OUT}	X X
Product Identification Hardware Mode	VIL	VIL	ViH	Vн	Manufacturer Code (BF) Device Code (B7)	A ₁₈ - A ₁ = V _{IL} , A ₀ = V _{IL} A ₁₈ - A ₁ = V _{IL} , A ₀ = V _{IH}
Software Mode	VIL	VIL	ViH	Ain	ID Code	See Table 4

398 PGM T3.0



Preliminary Specifications

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command 1st Bus Sequence Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle		
	Addr ⁽¹⁾	Data	Addr ⁽¹⁾	Data								
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA ⁽³⁾	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _x (2)	30H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit	XXH	F0H										
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

398 PGM T4.0

Notes:

- $^{(1)}$ Address format $A_{14}\text{-}A_0$ (Hex), Addresses $A_{15,}$ $A_{16},$ A_{17} and A_{18} are a "Don't Care" for the Command sequence.
- $^{(2)}$ SAx for Sector-Erase; uses A18-A12 address lines
- (3) BA = Program byte address
- $\begin{array}{ll} \mbox{(4)} & \mbox{Both Software ID Exit operations are equivalent} \\ \mbox{(5)} & \mbox{With A}_{18} \mbox{A}_{1} = \mbox{0}; & \mbox{SST Manufacturer Code} = \mbox{BFH, is read with A}_{0} = \mbox{0}, \\ \mbox{(6)} & \mbox{(6)}$ 39SF040 Device Code = B7H, is read with $A_0 = 1$.
- (6) The device does not remain in Software Product ID Mode if powered down.



Preliminary Specifications

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V _{DD} + 1.0V
Voltage on A ₉ Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ⁽¹⁾	50 mA
Note: (1) Outputs shorted for no more than one second. No more than one output shorted at a time.	

OPERATING RANGE

Range	Ambient Temp	V _{DD}
Commercial	0 °C to +70 °C	5.0V ±10%
Industrial	-40 °C to +85 °C	5.0V ±10%

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	C _L = 30 pF
See Figures 12 and 13	



Preliminary Specifications

Table 5: DC Operating Characteristics VDD = 5.0V ± 10%

			Limits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current Read		20	mA	CE#=OE#= V_{IL} ,WE#= V_{IH} , all I/Os open, Address input = V_{IL} / V_{IH} , at f=1/ T_{RC} Min., V_{DD} = V_{DD} Max
	Write		20	mA	CE#=WE#=V _{IL} , OE#=V _{IH} , V _{DD} =V _{DD} Max.
I _{SB1}	Standby V _{DD} Current (TTL input)		3	mA	CE#=V _{IH} , V _{DD} = V _{DD} Max.
I _{SB2}	Standby V _{DD} Current (CMOS input)		100	μA	$CE\#=V_{IHC}$, $V_{DD}=V_{DD}$ Max.
ILI	Input Leakage Current		1	μA	V_{IN} =GND to V_{DD} , V_{DD} = V_{DD} Max.
I _{LO}	Output Leakage Current		1	μA	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max.
VIL	Input Low Voltage		0.8	V	$V_{DD} = V_{DD}$ Min.
ViH	Input High Voltage	2.0		V	$V_{DD} = V_{DD} Max.$
VIHC	Input High Voltage (CMOS)	V _{DD} -0.3		V	$V_{DD} = V_{DD} Max.$
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = 2.1 \text{ mA}, V_{DD} = V_{DD} \text{ Min}.$
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\mu A$, $V_{DD} = V_{DD}$ Min.
VH	Supervoltage for A ₉ pin	11.4	12.6	V	CE# = OE# =V _{IL} , WE# = V _{IH}
IH	Supervoltage Current for A_9 pin		200	μA	$CE\# = OE\# = V_{IL}$, $WE\# = V_{IH}$, $A_9 = V_H$ Max.

398 PGMT5.1

TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} (1)	Power-up to Read Operation	100	μs
T _{PU-WRITE} ⁽¹⁾	Power-up to Write Operation	100	μs

398 PGMT6.0

TABLE 7: CAPACITANCE (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ⁽¹⁾	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ⁽¹⁾	Input Capacitance	V _{IN} = 0V	6 pF

398 PGM T7.0

Note: (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ⁽¹⁾	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ⁽¹⁾	Data Retention	100	Years	JEDEC Standard A103
VZAP_HBM ⁽¹⁾	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
V _{ZAP_MM} ⁽¹⁾	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I _{LTH} ⁽¹⁾	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

ASPGMTS 0

Note: (1)This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Preliminary Specifications

ACCHARACTERISTICS

Table 9: Read Cycle Timing Parameters $V_{DD} = 5.0V$

		SST39SF040-45		SST39SF040-55		SST39SF040-70		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
T _{RC}	Read Cycle Time	45		55		70		ns
T _{CE}	Chip Enable Access Time		45		55		70	ns
T _{AA}	Address Access Time		45		55		70	ns
T _{OE}	Output Enable Access Time		25		30		35	ns
T _{CLZ} ⁽¹⁾	CE# Low to Active Output	0		0		0		ns
T _{OLZ} ⁽¹⁾	OE# Low to Active Output	0		0		0		ns
T _{CHZ} ⁽¹⁾	CE# High to High-Z Output		15		20		25	ns
T _{OHZ} ⁽¹⁾	OE# High to High-Z Output		15		20		25	ns
T _{OH} ⁽¹⁾	Output Hold from Address Change	0		0		0		ns

398 PGMT9.1

TABLE 10: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T _{BP}	Byte-Program Time		20	μs
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	30		ns
Tcs	WE# and CE# Setup Time	0		ns
T _{CH}	WE# and CE# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	10		ns
T _{CP}	CE# Pulse Width	40		ns
T _{WP}	WE# Pulse Width	40		ns
TWPH	WE# Pulse Width High	30		ns
T _{CPH}	CE# Pulse Width High	30		ns
T _{DS}	Data Setup Time	40		ns
T _{DH}	Data Hold Time	0		ns
T _{IDA}	Software ID Access and Exit Time		150	ns
T _{SE}	Sector-Erase		25	ms
T _{SCE}	Chip-Erase		100	ms

398PGMT10.0

Note: (1)This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

Preliminary Specifications

398 ILL F03.0

398 ILL F04.0




FIGURE 4: READ CYCLE TIMING DIAGRAM

INTERNAL PROGRAM OPERATION STARTS T_{BP} ADDRESS A₁₈₋₀ 5555 2AAA 5555 ADDR T_{AH} ←T_{DH} TWP · N N WE# T_{DS} OE# ТСН CE# DQ7-0

DATA

BYTE (ADDR/DATA)

FIGURE 5: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM

SW0

AΑ

55

SW1

Α0

SW2






FIGURE 6: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 7: DATA# POLLING TIMING DIAGRAM

Preliminary Specifications





FIGURE 8: TOGGLE BIT TIMING DIAGRAM




Note: This device also supports CE# controlled Sector-Erase operation. The WE# and CE# signals are interchageable as long as minimum timings are met. (See Table 10)

SAX = Sector Address

FIGURE 9: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM




Preliminary Specifications



Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minmum timings are met. (See Table 10)

FIGURE 10: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM



398 ILL F09.0

FIGURE 11: SOFTWARE ID ENTRY AND READ






FIGURE 12: SOFTWARE ID EXIT AND RESET






FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 14: A TEST LOAD EXAMPLE




FIGURE 15: BYTE-PROGRAM ALGORITHM






FIGURE 16: WAIT OPTIONS




FIGURE 17: SOFTWARE PRODUCT COMMAND FLOWCHARTS







FIGURE 18: ERASE COMMAND SEQUENCE



Preliminary Specifications



SST39SF040 Valid combinations


SST39SF040-45-4C-WH	SST39SF040-45-4C-NH					
SST39SF040-55-4C-WH	SST39SF040-55-4C-NH					
SST39SF040-70-4C-WH	SST39SF040-70-4C-NH	SST39SF040-70-4C-PH				
SST39SF040-45-4I-WH	SST39SF040-45-4I-NH					
SST39SF040-55-4I-WH	SST39SF040-55-4I-NH					
SST39SF040-70-4I-WH	SST39SF040-70-4I-NH					

Example : Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




Preliminary Specifications

PACKAGING DIAGRAMS




${\bf 32\text{-}Pin\,Plastic\,Dual\text{-}in\text{-}Line\,Package\,(PDIP)}$



32-Pin Plastic Lead Chip Carrier (PLCC)
SST Package Code: NH



Preliminary Specifications



32-Pin Thin Small Outline Package (TSOP) 8mm x 14mm

SST PACKAGE CODE: WH

© 2000 Silicon Storage Technology, Inc. 398-03 3/00